Automatic Path Delay Corrections to GOES Satellite Time Broadcasts
NATIONAL BUREAU OF STANDARDS

The National Bureau of Standards was established by an act of Congress March 3, 1901. The Bureau's overall goal is to strengthen and advance the Nation's science and technology and facilitate their effective application for public benefit. To this end, the Bureau conducts research and provides: (1) a basis for the Nation's physical measurement system, (2) scientific and technological services for industry and government, (3) a technical basis for equity in trade, and (4) technical services to promote public safety. The Bureau consists of the Institute for Basic Standards, the Institute for Materials Research, the Institute for Applied Technology, the Institute for Computer Sciences and Technology, the Office for Information Programs, and the Office of Experimental Technology Incentives Program.

THE INSTITUTE FOR BASIC STANDARDS provides the central basis within the United States of a complete and consistent system of physical measurement; coordinates that system with measurement systems of other nations; and furnishes essential services leading to accurate and uniform physical measurements throughout the Nation's scientific community, industry, and commerce. The Institute consists of the Office of Measurement Services, and the following center and divisions:


THE INSTITUTE FOR MATERIALS RESEARCH conducts materials research leading to improved methods of measurement, standards, and data on the properties of well-characterized materials needed by industry, commerce, educational institutions, and Government; provides advisory and research services to other Government agencies; and develops, produces, and distributes standard reference materials. The Institute consists of the Office of Standard Reference Materials, the Office of Air and Water Measurement, and the following divisions:


THE INSTITUTE FOR APPLIED TECHNOLOGY provides technical services developing and promoting the use of available technology; cooperates with public and private organizations in developing technological standards, codes, and test methods; and provides technical advice services, and information to Government agencies and the public. The Institute consists of the following divisions and centers:


THE INSTITUTE FOR COMPUTER SCIENCES AND TECHNOLOGY conducts research and provides technical services designed to aid Government agencies in improving cost effectiveness in the conduct of their programs through the selection, acquisition, and effective utilization of automatic data processing equipment; and serves as the principal focus within the executive branch for the development of Federal standards for automatic data processing equipment, techniques, and computer languages. The Institute consist of the following divisions:

Computer Services — Systems and Software — Computer Systems Engineering — Information Technology.

THE OFFICE OF EXPERIMENTAL TECHNOLOGY INCENTIVES PROGRAM seeks to affect public policy and process to facilitate technological change in the private sector by examining and experimenting with Government policies and practices in order to identify and remove Government-related barriers and to correct inherent market imperfections that impede the innovation process.

THE OFFICE OF INFORMATION PROGRAMS promotes optimum dissemination and accessibility of scientific information generated within NBS; promotes the development of the National Standard Reference Data System and a system of information analysis centers dealing with the broader aspects of the National Measurement System; provides appropriate services to ensure that the NBS staff has optimum accessibility to the scientific information of the world. The Office consists of the following organizational units:


1 Headquarters and Laboratories at Gaithersburg, Maryland, unless otherwise noted; mailing address Washington, D.C. 20234.

2 Located at Boulder, Colorado 80302.
Automatic Path Delay Corrections to GOES Satellite Time Broadcasts

J.V. Cateora
D.W. Hanson
D.D. Davis

Time and Frequency Division
Institute for Basic Standards
National Bureau of Standards
Boulder, Colorado 80303

U.S. DEPARTMENT OF COMMERCE, Juanita M. Kreps, Secretary
Sidney Harman, Under Secretary
Jordan J. Baruch, Assistant Secretary for Science and Technology

NATIONAL BUREAU OF STANDARDS, Ernest Ambler, Director

Issued February 1978
CONTENTS

1. INTRODUCTION 1
2. GOES SYSTEM DESCRIPTION 1
3. TIME CODE SYSTEM 3
4. RECEPTION 5
5. DELAY COMPUTATION 7
6. MATHEMATICAL CONSIDERATIONS 9
7. SYSTEM HARDWARE 11
8. SYSTEM SOFTWARE 16
9. PERFORMANCE 27
10. CONCLUSIONS 29
11. REFERENCES 30

APPENDIX 31

FIGURES

FIGURE 1 GOES COVERAGE 2
FIGURE 2 INTERROGATION MESSAGE FORMAT 2
FIGURE 3 TIME CODE GENERATION EQUIPMENT AT THE CDA WALLOPS ISLAND, VIRGINIA 3
FIGURE 4 TIME CODE FORMAT 3
FIGURE 5 TRACKING NETWORK FOR THE GOES SATELLITES 4
FIGURE 6 INTERROGATION CHANNEL SIGNAL CHARACTERISTICS 5
FIGURE 7 INTERROGATION CHANNEL RECEIVER BLOCK DIAGRAM 5
FIGURE 8 INTERROGATION CHANNEL RECEIVER 6
FIGURE 9 DECODER CLOCK 7
FIGURE 10 SMART CLOCK 8
FIGURE 11 DELAY CALCULATOR 8
FIGURE 12 EARTH SATELLITE GEOMETRY FOR SLANT RANGE CALCULATION 9
FIGURE 13 AUTOMATIC DELAY CORRECTING SYSTEM BLOCK DIAGRAM 10
FIGURE 14 MICROPROCESSOR BLOCK DIAGRAM 11
FIGURE 15 MICROPROCESSOR WIRING DIAGRAM 12
FIGURE 16 RAM REGISTER MAP 13
FIGURE 17 SCIENTIFIC CALCULATOR CHIP INTERFACE 14
FIGURE 18 SCIENTIFIC CALCULATOR CHIP INPUT, DATA REQUEST AND OUTPUT CODES 15
FIGURE 19 PROGRAMMABLE DELAY GENERATOR 17
FIGURE 20 DELAY DISPLAY AND INPUT POSITION SWITCHES 18
FIGURE 21 MICROPROCESSOR/CALCULATOR COMPONENT LAYOUT 19
FIGURE 22 DISPLAY BOARD COMPONENT LAYOUT 19
AUTOMATIC PATH DELAY CORRECTIONS TO GOES SATELLITE TIME BROADCASTS

J. V. Cateora, D. W. Hanson, and D. D. Davis

In support of the environmental data collection by the National Oceanic and Atmospheric Administration's (NOAA's) Geostationary Operational Environmental Satellites (GOES), a time code has been incorporated into an interrogation message from these satellites by the National Bureau of Standards (NBS). This message is directed to data-collection platforms engaged in seismic, tsunami, hydromet and other related monitoring activities. The NBS has developed this time-code system to serve environmental data users who require only a few tenths of a second accuracy as well as those who need a more accurate time reference.

The time code is available continuously from two geostationary satellites and provides a coverage of the Atlantic and Pacific Ocean Basins as well as the North and South American Continents. The time code includes the necessary information to compensate for free-space propagation delays between the master clock located at Wallops Island, Virginia, and the user. Preliminary results indicate a timing resolution of 10 μs.

The time-code system is supported by atomic clocks maintained at Wallops Island, Virginia, the point of origin for all signals to be sent through the satellites. A data-logging system monitors three television networks and Loran-C to provide a comparison link between the Wallops Island clocks and reference standards at the NBS.

A microprocessor "smart" clock has been developed for the user that automatically corrects for path and equipment delays and places its recovered time in synchronism with Coordinated Universal Time (UTC) generated by NBS. This clock, associated recovery equipment, and measured results are discussed in detail in this report.

Key Words: Broadcast; delay correction; microprocessor; satellite; scientific calculations; time of year.

1. INTRODUCTION

A time code has been added by the National Bureau of Standards (NBS) into a communications channel between the National Oceanic and Atmospheric Administration's (NOAA's) Geostationary Operational Environmental Satellites (GOES) and remote environmental data-gathering platforms. The time code is continuously available throughout the entire Western Hemisphere, offering easy accessibility and moderately high accuracy at low cost. The time code contains Coordinated Universal Time (UTC) Information and Universal Time (UT1) corrections. In addition to the time code, the satellite's position is included for free-space propagation time corrections. These position data are presently in the form of the satellite's longitude, latitude, and range from the earth's center. The UTC and UT1 information is a permanent feature of these satellites and will remain fixed in format. The satellite position information may undergo changes in form to improve its performance.

2. GOES SYSTEM DESCRIPTION

There are three GOES satellites in orbit, two in operational status and the third serving as an orbit spare. The two operational satellites are located at 135°W and 75°W with the spare at 105°W longitude. The earth coverages are shown in figure 1.

The mission for the GOES satellites includes (1) continuous photography of the earth's surface, (2) collection of data on the space environmental Sun/Earth interaction, and (3) collection of remote-sensor data including flood, rain, snow, tsunami, earthquake, and air/water pollution monitoring. It is in this third function that a need for a time code was realized since in many cases, the data are of greater value if labeled with the date as they are collected.

Some of these remote sensors are equipped with both a receiver and transmitter. Upon command from the satellite, these sensors, called data-collection platforms (DCP's), are activated to transmit stored data to the satellite. The satellite relays these data to the NOAA Command and Data Acquisition (CDA) station at Wallops Island, VA, for processing and dissemination to users. The communications channel used to activate this response is called the interrogation channel. This channel is continuously relaying interrogation messages through the satellites. Its format is shown in figure 2.

The interrogation message is exactly one-half second in length or 50 bits, the data rate being 100 b/s. The interrogation message is binary and phase modulates a carrier ± 60 degrees after being Manchester-encoded; i.e., data and data clock are modulo-2 added before modulating the carrier. An interrogation message consists of the first four bits representing a BCD word of the time code beginning on the one-half second followed by a maximum length sequence (MLS) 15 bits in length for message synchronization and ending with 31 bits as an address for a particular DCP. When a DCP receives and recognizes its unique address, it transmits its data to the satellite. Sixty interrogation messages are required to send the 60 BCD time-code words constituting a time-code frame. The time-code frame begins on the one-half minute and requires 30 seconds to complete.
FIGURE 1. GOES COVERAGE

TIME CODE FRAME CONSISTING OF:
- SYNCHRONIZATION WORD
- DAYS, HOURS, MINUTES, SECONDS
- UNIVERSAL TIME CORRECTION
- SATELLITE POSITION

FIGURE 2. INTERROGATION MESSAGE FORMAT
3. TIME CODE SYSTEM

The time code is generated and integrated into the interrogation message at the CDA for transmission to the GOES satellites. The time-code generation system, shown in figure 3, is completely redundant and fully supported by an uninterruptable power supply. There is a communication interface between the equipment and NBS/Boulder using a telephone line. Over the telephone line, satellite position information is sent to the CDA and stored in memory for eventual incorporation with the time code and interrogation message. Data are also retrieved from the CDA via the telephone line to Boulder. These data include the frequency of the atomic oscillators and the time of the clocks relative to UTC as compared to TV transmissions from Norfolk, VA, and to the Loran-C transmissions from Cape Fear, North Carolina. These data are stored for retrieval in a data logger similar to that described in reference [1]. The data logger also measures and stores the time of arrival of the signals from both the Western and Eastern GOES satellites as received at the CDA. Besides the time and frequency monitoring functions, the data logger provides the information necessary for NBS staff at Boulder to remotely determine if and where malfunctions exist and how to correct for them by switching in redundant system components.

![Diagram of Time Code Generation Equipment](image)

**FIGURE 3. TIME CODE GENERATION EQUIPMENT AT THE CDA WALLOPS ISLAND, VIRGINIA**

The interrogation message rate, 100 b/s, is generated by the atomic oscillators in the time-code system. The time-code frame repeats every 30 seconds and begins on the one-half minute as shown in figure 4. The time-code frame contains a synchronization word, a time-of-year word (UTC), the UT1 correction, and the satellite's position in terms of its longitude, latitude, and radius. The position information is presently updated only on the half hour.

![Time Code Format Diagram](image)

**FIGURE 4. TIME CODE FORMAT**
The satellite position information is generated at Boulder using a CDC 6600 computer and orbital elements furnished by NOAA's National Environmental Satellite Service (NESS). NESS generates these orbital elements weekly from data obtained from their trilateration range and range rate (R&RR) tracking network. This network is illustrated in figure 5. The tracking data are obtained by measuring the R&RR to the Western satellite from the CDA, and sites in the states of Washington and Hawaii. The Eastern satellite is observed from the CDA, Santiago, Chile, and Ascension Island in the South Atlantic. The sites used in the R&RR network other than the CDA are known as turn-around ranging stations (TARS).

FIGURE 5. TRACKING NETWORK FOR THE GOES SATELLITES
4. RECEPTION

The interrogation channel signals are briefly characterized in figure 6. Typical antennas include simple low-gain helices or yagis. A block diagram of the receiver is shown in figure 7. It is shown in figure 8 as three modules: an RF/IF module, an local oscillator injection module, and a demodulator module. This receiver is a coherent, synchronous digital receiver utilizing a phase-lock loop for demodulation and local oscillator generation and a bit synchronizer for detection purposes.

<table>
<thead>
<tr>
<th>WESTERN SATELLITE</th>
<th>EASTERN SATELLITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>FREQUENCY</td>
<td>468.8250 MHz</td>
</tr>
<tr>
<td>POLARIZATION</td>
<td>RHCP</td>
</tr>
<tr>
<td>MODULATION</td>
<td>CPSK (± 60°)</td>
</tr>
<tr>
<td>DATA RATE</td>
<td>100 BPS</td>
</tr>
<tr>
<td>SATELLITE LOCATION</td>
<td>135° W</td>
</tr>
<tr>
<td>SIGNAL STRENGTH</td>
<td>-139 dBm</td>
</tr>
<tr>
<td>(OUTPUT FROM</td>
<td>ISOTROPIC ANTENNA)</td>
</tr>
<tr>
<td>CODING</td>
<td>MANCHESTER</td>
</tr>
<tr>
<td>BANDWIDTH</td>
<td>400 Hz</td>
</tr>
</tbody>
</table>

**FIGURE 6. INTERROGATION CHANNEL SIGNAL CHARACTERISTICS**

**FIGURE 7. INTERROGATION CHANNEL RECEIVER BLOCK DIAGRAM**
The outputs of the receiver data, and data clock are the inputs to a decoder clock (see reference \[2\] for a complete description of this clock). The decoder clock shown in Figure 9 uses a four-bit microprocessor to demultiplex the data, extract the proper four bits of the time code every one-half second, and reconstruct the time-code frame. Once decoded, this time is loaded into Random Access Memory (RAM) and updated by incrementing the RAM clock in 10-ms steps by counting the data clock, a 100-Hz squarewave.
A prototype of a "smart" clock is shown in figure 10. The delay calculator is shown in figure 11. This is essentially an addition of a second microprocessor to the decoder clock for the calculation of the free-space propagation delay from the CDA to the clock via the satellite. This delay value is then used with a delay generator to compensate for the free-space path delay.
FIGURE 10. SMART CLOCK

FIGURE 11. DELAY CALCULATOR
The "smart" clock uses the same type of four-bit microprocessor as the decoder clock. The microprocessor is interfaced to a large scale integration scientific calculator array (math chip) to provide the floating point arithmetic and mathematical functions required in the delay calculation. A 1-pps output and satellite position as longitude, latitude, and radial deviation from a reference orbit is obtained continuously from the decoder clock operating on the satellite's transmitted interrogation channel signal. User position is entered into the system via thumbwheel switches, and transmitter position (Wallops Island, VA) is contained in the microprocessor software. The computed delay drives a programmable delay generator to correct the 1 pps from the decoder clock. The resultant output from the programmable delay generator is a compensated 1 pps, adjusted to be in agreement with the master clock at Wallops Island, which is referenced to UTC (NBS). The hardware is a multiprocessor system consisting of two microprocessors plus a slaved scientific calculator chip and a delay generator.

The delay calculation is dependent on knowledge of the broadcasting satellite's position. This position is predicted in advance by a large scale scientific computer operating on orbital elements obtained from NOAA and sent to Wallops Island via telephone land line to be broadcast along with encoded time from each satellite. The delay correction system will work with any satellite in a synchronous orbit as long as the satellite's position is known. A calculation is made and the result is latched into the delay generator once per minute. A complete up and down delay calculation requires the execution of about 200 key strokes representing data and mathematical operations and functions under the control of the microprocessor and its associated transistor-transistor-logic (TTL) components.

6. MATHEMATICAL CONSIDERATIONS

The mathematics of the path-delay calculation require solving for length \( r \) in the geometry of figure 12; that is, the free-space propagation path between any point on the earth's surface and a geostationary satellite (see reference [3] for a more complete discussion of the calculation).

![Image](https://via.placeholder.com/150)

**FIGURE 12. EARTH SATELLITE GEOMETRY FOR SLANT RANGE CALCULATION**

Referring to figure 12 and using plane trigonometry:

\[
r = \sqrt{R^2 + h^2 - 2Rh \cos \beta},
\]

where \( r \) is the range from any point on the earth's surface to the satellite, \( R \) is the distance from the satellite to the center of the earth, \( h \) is the distance from the receiver to the center of the earth, and \( \beta \) is the central angle between the subsatellite point and the given point. The quantity \( R \) is a component defining the satellite's position and is provided in the satellite time-code broadcast. The quantity \( h \) is related to the geodetic latitude \( \phi \) of a site by the following equation:

\[
h = a \left( \frac{1 + \frac{h^4}{4a^2} \tan^2 \phi}{1 + \frac{b^4}{4a^2} \tan^2 \phi} \right)
\]

\[\]
where \( a = 6378.2064 \) km, the earth's semi-major axis; and \( b = 6356.5838 \) km, the earth's semi-minor axis (see reference [4]).

The geocentric latitude, \( \phi' \), is related to the geodetic latitude, \( \phi \), by the following equation.

\[
\tan \phi' = \frac{b^2}{a^2} \tan \phi .
\]

In the following discussion \( \lambda \) indicates longitude, and subscripts \( s \) and \( r \) denote subsatellite point and any other point on the earth's surface respectively.

Only \( \cos \beta \) remains to be computed. The direct solution may be obtained from the triangle consisting of the subsatellite point, the observing point, and the intersection of the \( z \)-axis (i.e., the North Pole). Using spherical trigonometry and figure 12:

\[
\cos \beta = \sin \phi'_r \sin \phi'_s + \cos \phi'_r \cos \phi'_s \cos (\lambda'_s - \lambda'_r).
\]

These equations are programmed directly by storing key stroke sequences in programmable read-only memories (PROM's) and executing them in the scientific calculator array under microprocessor control. The calculation is repeated, first using the transmitter position for the up delay and then using the receiver position for the down delay. The two delays are summed and used in driving the delay generator.

The computed delay is subtracted from 300,000 \( \mu s \) and tens-complemented before being output to the delay generator. Tens-complementing is required because the programmable delay generator uses BCD counters which count in the up direction rather than the down direction. The delay generator setting is also multiplied by 1.024 because one count of the delay generator is equal to \( 1 \div 102.400 \) Hz = 0.9765625 \( \mu s \). This frequency is derived from the satellite-controlled digital clock (see figure 13).

---

**FIGURE 13. AUTOMATIC DELAY CORRECTING SYSTEM BLOCK DIAGRAM**

The time at the CDA is advanced by 260,000 \( \mu s \) so it arrives nearly on time at the earth's surface. The delay generator is programmed to delay the decoder clock's 1 ppm by 300,000 \( \mu s \) minus the computed free-space path delay, thus guaranteeing a positive (delay) value since negative values (an advance) cannot be implemented. Additional delay can be made through software to compensate for transmitter (CDA), satellite, receiver, and decoder-clock delays, when known, to place the corrected 1 ppm in synchronism with the clock at the CDA.
Early in the development effort a decision had to be made about the method to use for the delay calculation; that is, whether the calculation should be implemented through software or hardware. A software package for doing floating-point arithmetic and mathematical functions was available. Scientific calculators and their large scale integrated circuit chips were also available and their advantages were weighed against the software approach. Calculation execution times for multiply, divide, and the various mathematical functions were comparable in both methods and were not a factor in the decision. A software mathematical package for the four-bit microprocessor required about 750 eight-bit bytes or three programmable read-only memory (PROM) chips for program storage. This meant that even the software method would require extra hardware. The scientific calculator chip required extra hardware, but since it appeared to have more accuracy and range (scientific notation with dynamic range of $10^{99}$ to $10^{-99}$), more mathematical functions, and looked to be generally more flexible, it was the method chosen. In addition, an existing hardware design was found for interfacing a scientific calculator chip to an eight-bit microprocessor that could also be used for a four-bit microprocessor. The software for this design could not be used, however, and new four-bit software had to be written. A four-bit microprocessor was used largely because of past experience with that type. The speed of a newer eight-bit microprocessor could not be used advantageously because of the slowness of scientific calculator chips in general. A four-bit word size was adequate since the task consisted largely of manipulating four-bit hexadecimal characters in and out of the calculator chip or RAM or to the delay generator and display board.

The decision was made to use the four-bit microprocessor and a large scale integration scientific calculator chip. The microprocessor is shown in figures 14 and 15. The system has been in operation at NBS for several months and its performance shows that the decision was more than satisfactory. The system has very powerful, accurate, and flexible computational capability at low cost and with high reliability. Key stroke codes must be entered into the math chip and held for 40 ms with a 40-ms delay between entries of key codes. Some of the mathematical functions such as sin and cos require about 1.1/2 seconds to perform. One complete calculation of the total up and down delay, the execution of about 200 key strokes, requires about 1 minute. Satellite position information is output from the decoder clock twice per minute at Os and 30s. The delay microprocessor idles, waiting for the satellite position information. When the satellite position is available it is read by the delay microprocessor, stored in RAM, and the delay calculation finished. A complete calculation is performed and the delay generator is reset once per minute.

![Figure 14. Microprocessor Block Diagram](image)

Since the delay calculations always fall somewhere between 100,000 and 400,000 µs, the decimal point is assumed to be between the seventh and eighth digits of the calculator chip output. The decimal point on the display board can therefore be wired.

Approximately once in every ten different computations, the result will contain one or more trailing zeros. If this happens, since the calculator chip doesn't output trailing zeros for display, the decimal point will be shifted. The software always checks for this condition and adds 0.01 to the result, thus forcing the decimal point back between digits seven and eight. The range of the programmable delay generator setting is always between 10,000 and 90,000, so if a decimal point shift occurs, 0.001 is added to the result to again put the decimal point back between digits seven and eight.
The delay microprocessor has five four-line input ports and nine four-line output ports, including one RAM output port, which are used as follows:

Output Port:

<table>
<thead>
<tr>
<th>Port</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>to scientific calculator chip</td>
</tr>
<tr>
<td>1</td>
<td>to LED delay display</td>
</tr>
<tr>
<td>2</td>
<td>to LED delay display</td>
</tr>
<tr>
<td>3</td>
<td>to scientific calculator chip</td>
</tr>
<tr>
<td>4</td>
<td>to programmable delay generator</td>
</tr>
<tr>
<td>5</td>
<td>to programmable delay generator</td>
</tr>
<tr>
<td>6</td>
<td>to programmable delay generator</td>
</tr>
<tr>
<td>7</td>
<td>to programmable delay generator</td>
</tr>
</tbody>
</table>

RAM Output Port:

<table>
<thead>
<tr>
<th>Port</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>to receiver position thumbwheel switches(strobe)</td>
</tr>
</tbody>
</table>

Input Port:

<table>
<thead>
<tr>
<th>Port</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>from scientific calculator chip (LED code)</td>
</tr>
<tr>
<td>1</td>
<td>from thumbwheel switches (user position)</td>
</tr>
<tr>
<td>2</td>
<td>from satellite-controlled digital clock (satellite position)</td>
</tr>
<tr>
<td>3</td>
<td>from scientific calculator chip (LED code)</td>
</tr>
<tr>
<td>4</td>
<td>from satellite-controlled digital clock (satellite position data ready)</td>
</tr>
</tbody>
</table>

One random access memory (RAM) chip is used for storage of transmitter, receiver, and satellite positions and for storage of math chip results. Figure 16 is the RAM register map showing how the RAM is organized. Total RAM storage available on the chip is 80 four-bit BCD characters.

![Figure 16. RAM REGISTER MAP](image)

Figure 17 shows the scientific calculator chip microprocessor interface. The interface was designed by Dr. Robert Suding of the Digital Group, Denver, Colorado. The design requires two 4-bit input and two 4-bit output ports. The calculator chip is normally connected to a 12 x 4 matrixed keyboard giving a 48 key input capability. Only 41 keys are actually used. Each key can be represented by a 2-digit hexadecimal key code as shown in figure 18. In normal operation with a keyboard,
FIGURE 17. SCIENTIFIC CALCULATOR CHIP INTERFACE
the calculator chip outputs a time sequence of pulses on pins 6 through 17, one at a time. Then, depending on which key is depressed, one of the 12 pulses appears on one of the four Y input lines to the chip. The combination of a pulse at 1 of the 12 digit times on one of the four Y input lines provides the calculator chip with information on which one of the 48 possible keys has been depressed.

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>HEX</th>
<th>FUNCTION</th>
<th>HEX</th>
<th>FUNCTION</th>
<th>HEX</th>
<th>FUNCTION</th>
<th>HEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>11</td>
<td>ARC</td>
<td>18</td>
<td>+</td>
<td>22</td>
<td>CA/CE</td>
<td>3C</td>
</tr>
<tr>
<td>1</td>
<td>12</td>
<td>SIN</td>
<td>31</td>
<td>-</td>
<td>23</td>
<td>CHS</td>
<td>2B</td>
</tr>
<tr>
<td>2</td>
<td>13</td>
<td>COS</td>
<td>32</td>
<td>x</td>
<td>24</td>
<td>EEX</td>
<td>2C</td>
</tr>
<tr>
<td>3</td>
<td>14</td>
<td>TAN</td>
<td>33</td>
<td>÷</td>
<td>25</td>
<td>y</td>
<td>26</td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>LN</td>
<td>34</td>
<td>=</td>
<td>27</td>
<td>{</td>
<td>28</td>
</tr>
<tr>
<td>5</td>
<td>16</td>
<td>LOG</td>
<td>35</td>
<td>π</td>
<td>28</td>
<td>\</td>
<td>29</td>
</tr>
<tr>
<td>6</td>
<td>17</td>
<td>RCL</td>
<td>37</td>
<td>\sqrt{ }</td>
<td>36</td>
<td>10^{x}</td>
<td>43</td>
</tr>
<tr>
<td>7</td>
<td>18</td>
<td>Σ</td>
<td>38</td>
<td>1/x</td>
<td>41</td>
<td>e^{x}</td>
<td>44</td>
</tr>
<tr>
<td>8</td>
<td>19</td>
<td>x^y</td>
<td>39</td>
<td>x^2</td>
<td>42</td>
<td>N    1</td>
<td>45</td>
</tr>
<tr>
<td>9</td>
<td>20</td>
<td>DGR</td>
<td>3A</td>
<td>No Op</td>
<td>00</td>
<td>Restore*</td>
<td>1C</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DIGIT</th>
<th>HEX</th>
<th>DIGIT</th>
<th>HEX</th>
<th>DIGIT</th>
<th>HEX</th>
<th>DIGIT</th>
<th>HEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>81</td>
<td>4</td>
<td>84</td>
<td>7</td>
<td>87</td>
<td>10</td>
<td>8A</td>
</tr>
<tr>
<td>2</td>
<td>82</td>
<td>5</td>
<td>85</td>
<td>8</td>
<td>88</td>
<td>11</td>
<td>8B</td>
</tr>
<tr>
<td>3</td>
<td>83</td>
<td>6</td>
<td>86</td>
<td>9</td>
<td>89</td>
<td>12</td>
<td>8C</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DIGIT ALONE</th>
<th>HEX</th>
<th>DIGIT AND DECIMAL PT</th>
<th>HEX</th>
<th>DIGIT ALONE</th>
<th>HEX</th>
<th>DIGIT AND DECIMAL PT</th>
<th>HEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>4F</td>
<td>0.</td>
<td>6F</td>
<td>7</td>
<td>43</td>
<td>7.</td>
<td>63</td>
</tr>
<tr>
<td>1</td>
<td>42</td>
<td>1.</td>
<td>62</td>
<td>8</td>
<td>5F</td>
<td>8.</td>
<td>7F</td>
</tr>
<tr>
<td>2</td>
<td>57</td>
<td>2.</td>
<td>77</td>
<td>9</td>
<td>58</td>
<td>9.</td>
<td>78</td>
</tr>
<tr>
<td>3</td>
<td>53</td>
<td>3.</td>
<td>73</td>
<td>-</td>
<td>50</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>4</td>
<td>5A</td>
<td>4.</td>
<td>7A</td>
<td>ERROR</td>
<td>40</td>
<td>ERROR.</td>
<td>60</td>
</tr>
<tr>
<td>5</td>
<td>59</td>
<td>5.</td>
<td>79</td>
<td>ERROR</td>
<td>50</td>
<td>ERROR.</td>
<td>7D</td>
</tr>
<tr>
<td>6</td>
<td>5C</td>
<td>6.</td>
<td>7C</td>
<td>BLANK</td>
<td>40</td>
<td>BLANK.</td>
<td>60</td>
</tr>
</tbody>
</table>

**FIGURE 18. SCIENTIFIC CALCULATOR CHIP INPUT, DATA REQUEST AND OUTPUT CODES**

The interface was designed to provide the same action as the keyboard but under microprocessor control. The least significant hexadecimal digit of the code is output by the microprocessor into the 1-2-4-8 input lines of the 74150 data selector to select one of 12 lines connected to the calculator chip. At the selected digit time the "8" line (pin 12) of the 7442 BCD-to-decimal converter goes low. At the same time the most significant digit of the hex key code, from output port 3, is going into the 7442 1-2-4 lines. Since the 7442 "8" is now low, one of its 1-2-3-4 decimal output lines, connected to the calculator Y inputs, can be high depending on the digit input. This provides the same effect as depressing a keyboard key, but it is now under microprocessor control. The "8" bit of output port 3 is used for requesting output data for a specific digit. For example, if data for digit 3 are desired, data request code 83 is output, the 8 from output port 3 and the 3 from output port 0. At the 3-digit time, pin 10 of the 74150 data selector goes low and is fed, through an inverter, to the clock input of a 7474 flip-flop. The "8" part of the data request code is connected to the data input of the 7474 and is clocked through at the 3-digit time. The 7474 0 output and the 7474 clock input (through an inverter) are connected to a NOR gate which provides a positive pulse that stays high during all of the 3-digit time.
Now the microprocessor only needs to test the "8" bit of its 3 input port for high (negative logic 0) to know when the 7-segment LED data are valid for digit 3. The microprocessor then reads input port 0 and, with the other three bits of input port 3, has all the information necessary to decode the 7-segment LED data into a BCD character. Note that only 5 of the 7 LED segments are required to decode all 10 BCD characters. The decimal point output of the calculator chip is used only for detecting when the calculator chip is "DONE," that is, when it is providing output. Since the digit 9 decimal point is always used for output, regardless of what the output might be, digit 9 is used for "DONE" testing. To test for "DONE," data request code 89 is output and the decimal point ("12" bit of input 3) is tested for high. When the decimal point is high, the microprocessor knows that the calculator chip is finished and it either reads the 7-segment LED data for all the calculator chip output digits or it knows that entry of a key stroke is complete and enters the next key stroke.

The design of the calculator chip requires a key to be held down for at least 40 ms and when released no other key may be pressed for 40 ms. These delays have been implemented by the microprocessor software to provide the equivalent effect. Figure 18 shows the digit data request codes and the 7-segment LED output codes.

Figure 19 shows details of the programmable delay generator. The delay generator setting for the 10's of μs comes from output port 7 and the settings for 100's of 1000's of μs and 10,000's of μs from output ports 6, 5 and 4 respectively. Half of a 7490 is used to divide the 512 kHz input by five. The 512 kHz comes from the satellite-controlled digital clock which is phase locked to the incoming satellite radio signal derived from the atomic clock standards at Wallops Island. The period of the 102.4 kHz from the divide by five counter is 9.765625 μs instead of exactly 10 μs. This difference is compensated in the microprocessor/calculator chip software by multiplying the delay generator setting by 1.024.

The delay generator uses five 74196 presettable decade up counters. The down-going edge of the 1-Hz pulse from the satellite-controlled digital clock loads four of the counters with the data latched into the four microprocessor output ports and starts the counters counting in the BCD up direction. The fifth counter is preset to "1" and its output (Q1, P1 in 5) is the 1-Hz output with the proper delay applied. The 1-Hz delayed output is also fed back to the first decade counter (10's of μs) to stop the counting.

A 7474 flip-flop was added to the satellite-controlled digital clock to make its 1-pps output coherent with the received 100 Hz satellite signal. Because the output from the digital clock is under microprocessor control, the exact number of instruction steps between the 1 pps varies. The 7474 allows the 1 pps into the delay generator only at rising edge times of the 100 Hz signal. A 74121 monostable multivibrator is used to give the 1 pps delayed output a constant 10 ms pulse width.

Figure 20 shows the 7-segment LEDs which display the calculation results, the uplink delay and the total uplink plus downlink delays. The display is a convenient monitor of the delays as they are computed. A programmable pocket calculator is used to check the calculations if there is any reason to doubt the displayed results.

The display uses a 7442 BCD-to-decimal converter, connected to output port 2, to strobe the TIL-308 LED display digits one at a time. BCD data from output port 1 are connected to all of the LED digits in parallel. Note that all decimal points are wired off."

Figure 20 also shows the longitude and latitude thumbwheel switches for input of receiver position. RAM output port 0 is used to strobe the switches one by one and their setting is read into input port 1 and the data are stored in RAM. Five digits of longitude and four of latitude are entered. Figures 21-26 provide board layout and component location.

8. SYSTEM SOFTWARE

The software for the delay microprocessor/scientific calculator chip consists of a main program and 17 subroutines plus an area of PROM for storing the hexadecimal key code equivalents of key strokes. Program storage requires four 256 x 8 PROMs. The program was written to make the package as modular as possible; that is, to keep the main program simple and straightforward, using subroutines wherever practical. Each program is discussed below in the order it is stored in PROM.

MAIN PROGRAM, 0-00 to 0-DF, uses about 240 bytes and controls the use of the subroutines as shown by the software flowchart, figures 27 and 28. Odd numbered passes through the main program compute the transmitter-to-satellite path delay in microseconds and store it in RAM register 0. Even passes compute the satellite-to-receiver delay. The two delays are then summed, giving the total delay over the path. The computation is identical for all passes through the program, but the up delay uses the transmitter position and the down delay uses the receiver position. RAM register 0 status character counts the number of passes through the program and is tested for odd or even. If odd the up delay is computed and if even the down delay is computed. Total delay is subtracted from the total clock advance of 300,000 µs and a programmable delay generator setting is computed and output.
FIGURE 21. MICROPROCESSOR/CALCULATOR COMPONENT LAYOUT.

FIGURE 22. DISPLAY BOARD COMPONENT LAYOUT.
FIGURE 23. MICROPROCESSOR/CALCULATOR BOARD (FRONT).
FIGURE 24. MICROPROCESSOR/CALCULATOR BOARD (BACK)
Figure 27. Software Flowchart
FIGURE 28. SOFTWARE FLOWCHART (CONTINUED)
TESTS, 0-F0 to 0-FF (16 bytes), is used for testing the math chip output 5 digit for blank. If found to be blank, then one or more trailing zeros have occurred in the result and 0.01 is added to the result to move the decimal point back to its assumed position between digits 7 and 8. Index register pair 0 and pair 4 are set up to add the 0.01, but the actual call to KCPRM to do the addition must be made in the main program to avoid exceeding the limit of three levels of subroutines of the 4004.

KCRAM, 1-00 to 1-1B (28 bytes), reads specified BCD characters from RAM, encodes them into key codes, and calls INPUTKC to input the key codes to the math chip. KCRAM expects to find RAM/Reg./Character address in index register pair 4 and register A of pair 5 to contain the number of characters to be entered. Register A contains F - (number of characters) + 1. For example, if seven characters are to be entered: RA is set to 9 = F - 7 + 1 using hexadecimal arithmetic. After reading the proper hexadecimal character from RAM into index register 1, and using PO as an address, the FIN instruction puts the encoded equivalent of the hexadecimal character into P3. The key code contained in P3 is then entered into the math chip by subroutine INPUTKC.

INPUTKC, 1-20 to 1-3F (32 bytes), enters key codes into the math chip. First a no operation code (NOP = 00) is entered, and after 40 ms delay, the key code is tested for "DONE" which is indicated by the appearance of a decimal point. The "DONE" indication may occur immediately after the second 40 ms delay if the key code for a single decimal digit is entered or as long as 1.5 s after the entry of a sin or cos function key code. Return to the calling program cannot happen until "DONE" occurs.

DECODE, 1-40 to 1-7F (64 bytes), is called by subroutine EXTRACT12 to convert the math chip 7-segment LED output code to BCD and store it in RAM. DECODE expects to find the most significant part of the segment code in RO and the least significant part in R1. The FIN instruction using RO and R1 as an address puts the decoded equivalent, or BCD character, into register pair 5 and it is then stored in RAM.

WRAM, 1-64 to 1-6C (9 bytes) is a subroutine called by TPOS and RPOS to write BCD characters into RAM.

TPOS, 1-80 to 1-9F (32 bytes), writes transmitter position into RAMO, register 3. In this case it is the latitude and longitude of Wallops Island, VA. TPOS calls subroutine WRAM to do the writing in RAM.

EXTRACT12, 1-A0 to 1-C0 (33 bytes), extracts the 12-digit mathematical result from the math chip in the form of 7-segment LED codes. DECODE is then called to convert the 7-segment LED codes to BCD characters and store them in RAM0, register 0. EXTRACT12 requests each of the 12 digits, one at a time, by outputting a digit request code and waiting for the "0" bit of input port 3 to become positive (negative logic "0"). When this happens, the most significant part of the segment code is available at input port 3 and the least significant part is available at input port 0. The digit request codes for digits 0 through 11 are 01 through 8B in hexadecimal notation. With the two-digit segment code contained in register pair 0, DECODE is called to decode and store the equivalent BCD character in RAM.

DISPLAYRAM, 1-C8 to 1-DC (21 bytes), displays the calculation result stored in RAM 0, register 0 on 7-segment LED displays. The display is used as an indication that the system is operating properly.

TESTNS (1-60 to 1-EE, 15 bytes), is called by subroutine RPOS to test the receiver position thumbwheel switches for a north or south latitude setting. Since the 8 bit of the longitude 100S position character is never used in a longitude setting is is wired to the north/south switch of the latitude switches. If the 8 bit = 0 north latitude is understood and if the 8 bit = 1 a minus sign (CHS kay), indicating south latitude, is attached to the latitude reading.

DELAY40, 1-F2 to 1-FC (11 bytes) is called by INPUTKC to provide the 40 ms delay required by the math chip between the entry of key stroke codes.

INCREMENT, 2-08 to 2-0E (7 bytes), increments the RAM 0, register 0 status character which indicates the odd or even passes through the program; that is, the "up" delay and "down" delay passes.

ODD/EVEN, 2-0F to 2-1D (15 bytes), tests RAM 0, register 0 status character for odd or even numbered passes through the program and determines whether transmitter position data will be used for the "up" delay or receiver position data will be used for the "down" delay calculation. If odd, R8 is set equal to 1. If even, R8 is set equal to 3. Register pair 4, of which R8 is a part, is used by KCRAM to enter either the transmitter or receiver position into the math chip.

RPOS, 2-20 to 2-64 (69 bytes), reads the thumbwheel switches containing the receiver position and calls WRAM to write the data into RAM 0, register 1. RPOS calls READL/L to strobe the thumbwheel switches via RAM 0 output port and read in their data.

READL/L, 2-67 to 2-6F (9 bytes), is a subroutine called by RPOS to strobe and read receiver position data from thumbwheel switches.

DELAYGEN, 2-70 to 2-7D (14 bytes), reads the programmable delay generator setting from RAM 0, register 0 and outputs it to the delay generator.

26
SPOS, 2-80 to 2-D8 (89 bytes), waits for and reads satellite position data from the decoder clock. The position data are available only at 0s and 30s when the digital clock is updating its display hardware. Since the data are only present for a few machine cycles, they are read as quickly as possible into RAM 0, register 1 for temporary storage in RAM locations usually reserved for receiver position storage. After all 13 satellite position characters are read and stored in RAM, SPOS transfers them from RAM 0, register 1 to register 2 and inserts decimal point and CHS key codes wherever required. RAM 0, register 1 is then free to be used for its usual receiver position storage.

NCHARS, 2-E0 to 2-E9 (10 bytes) is a subroutine called by SPOS for writing BCD characters into RAM.

KEY CODE STORAGE, 3-00 to 3-0F (224 bytes), is an area used for storage of the key codes corresponding to the key strokes required by the calculation.

KCPROM, 3-E0 to 3-F4 (21 bytes) reads specified hexadecimal characters, representing key codes, that are stored in PROM and calls INPUTKC to enter the key codes into the math chip. When called, KCPROM expects to have the PROM address of the first key code in index register pair 0 and the last key code address + 1 in index register pair 4. The FIN instruction, with the PROM address in register pair 0, puts the key code into register pair 3. Pair 3 then transfers the key code to INPUTKC for entry into the math chip.

The appendix is a listing of the delay microprocessor's software. The program was punched into standard 80 column data processing cards only as a convenient method of documentation. The format of the listing is as follows:

Column
1 Hexadecimal page or ROM chip number
2 Blank
3-4 Hexadecimal instruction address within ROM chip
5 Blank
6-7 Hexadecimal microprocessor instruction
8 Blank
9-18 1 to 10 character label
19 Blank
20-22 1 to 3 character operation mnemonic
23 Blank
24-33 1 to 10 character operand (data, register, condition, label, etc.)
34-37 Blank
38-80 Comments

Some 4004 instructions require two bytes, in which case the second line of the instructions may contain data or a jump address.

9. PERFORMANCE

The equation relating the time recovered from the satellite to the master clock at Wallops Island is given below.

\[
\text{UTC(NBS)} - \text{SAT/NBS} = (\text{UTC} - \text{CDA}) + \text{(CDA EQUIP DELAY)} + \\
\left(\frac{\text{FREE SPACE}}{\text{PROPAGATION DELAY}}\right) + \left(\frac{\text{SATELLITE TRANSPONDER DELAY}}{\text{IONOSPHERE DELAY}}\right) + \\
\left(\frac{\text{RECEIVER DELAY}}{\text{TROPOSPHERE DELAY}}\right) + \left(\frac{\text{CLOCK DELAY}}{\text{RECEIVER DELAY}}\right)
\]
Term 1 in this equation is known to better than 1 μs using the data logger at the CDA which compares the CDA clocks to Loran-C and TV line-10. Using the measurement setups of figure 29, the smart-clock output on the chart recorder will draw a straight line if the orbit predictions are accurate and all equipment delays are constants; i.e., terms 2, 4, 5, and 6. Figure 30 shows raw data for 28 days. Each data point represents an average of measurements taken in one day at one-half hour increments totaling 48 measurements per day. Figure 31 shows the same data after removing the CDA clock drift and the two jumps in delay which have been attributed to equipment changes at the CDA. The orbit predictions used to generate these data were derived from three sets of orbital elements extrapolating as much as 22 days beyond their date.
The results indicate a consistency in orbit determination and in the stability of equipment delays of about 10 µs for the period under study. A claim for accuracy cannot be made, however, until the equipment delays at the CDA and in the receiving equipment have been evaluated and more measurements of this type are taken at points separated by large geographical distances.

Portions of the actual charts producing the data just discussed are illustrated in figure 32. The output, uncorrected for the free-space delay, shows a 24-hour diurnal due to the satellite's orbit inclination and eccentricity. The corrected output, one point every half hour, lies in a straight line at least to a few microseconds on the average. Because the satellite-position data are updated only every half hour, the corrected output deviates from a straight line between the half-hour updates at the same rate shown for the uncorrected output.

10. CONCLUSIONS

The time code has been broadcast from the two GOES satellites for more than one year. It has proven itself to be a reliable, low cost, and extremely simple system for moderately high-accuracy time. The time code is now considered a permanent feature of the GOES satellites and should see an expanding list of users for many purposes within the Western Hemisphere.
The results presented here indicate a potential accuracy of 10 to 20 microseconds. These figures need to be verified, however, by additional observations at widely separated geographical points. Equipment delays need further study. The clock drift and the effect of equipment changes at the CDA need to be offset or eliminated to make the time-code system a true one-way time transfer technique.

NBS plans to continue work toward the development of methods to increase the accuracy of the satellite time dissemination system. A more accurate satellite ephemeris generator has replaced an earlier one. Methods to provide the user with more accurate satellite position information over smaller time increments or on a continuous basis will be investigated.

11. REFERENCES


<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Mnemonic</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 51</td>
<td></td>
<td>JMS -</td>
<td>NBS DELAY MICROPROCESSOR/CALCULATOR - THIS</td>
</tr>
<tr>
<td>02 66</td>
<td></td>
<td>TPOS</td>
<td>4004 PROGRAM COMPUTES THE LINE OF SIGHT</td>
</tr>
<tr>
<td>03</td>
<td></td>
<td></td>
<td>RADIO PATH DELAY BETWEEN ANY TWO POINTS ON</td>
</tr>
<tr>
<td>04</td>
<td></td>
<td></td>
<td>EARTH VIA A SYNCHRONOUS SATELLITE --- ALL</td>
</tr>
<tr>
<td>05</td>
<td></td>
<td></td>
<td>MATHEMATICAL FUNCTIONS ARE PERFORMED BY A MOS TECHNOLOGY INC. MPS 7529-</td>
</tr>
<tr>
<td>06</td>
<td></td>
<td></td>
<td>103 LSI SCIENTIFIC CALCULATOR ARRAY INTERFACED TO THE MICROPROCESSOR.</td>
</tr>
<tr>
<td>07</td>
<td></td>
<td></td>
<td>THE SATELLITE POSITION DATA IS PROVIDED BY THE SATELLITE CONTROLLED</td>
</tr>
<tr>
<td>08</td>
<td></td>
<td></td>
<td>DIGITAL CLOCK ALSO INTERFACED TO THE MICROPROCESSOR. THE RECEIVER</td>
</tr>
<tr>
<td>09</td>
<td></td>
<td></td>
<td>POSITION IS ENTERED VIA THUMBWHEEL SWITCHES AND THE TRANSMITTER POSITION</td>
</tr>
<tr>
<td>0A</td>
<td></td>
<td></td>
<td>IS WRITTEN INTO THE MICROPROCESSOR PROGRAM. THE OUTPUT CONTROLS THE</td>
</tr>
<tr>
<td>0B</td>
<td></td>
<td></td>
<td>DELAY OF A 1 Hz PULSE THROUGH A PROGRAMMABLE DELAY GENERATOR AND IS ALSO</td>
</tr>
<tr>
<td>0C</td>
<td></td>
<td></td>
<td>DISPLAYED ON LEDS. THE 1 PPS IS PROVIDED BY THE SATELLITE</td>
</tr>
<tr>
<td>0D</td>
<td></td>
<td></td>
<td>CONTROLLED DIGITAL CLOCK.</td>
</tr>
<tr>
<td>0E 51</td>
<td></td>
<td>JMS -</td>
<td>J.W. CATEORA SEPT. 1976</td>
</tr>
<tr>
<td>0F A0</td>
<td></td>
<td>EXTRACT12</td>
<td>EXTRACT 12 DIGIT RESULT FROM MATH CHIP</td>
</tr>
<tr>
<td>10 50</td>
<td></td>
<td>JMS -</td>
<td>TEST RESULT FROM MATH CHIP FOR</td>
</tr>
<tr>
<td>11 F0</td>
<td></td>
<td>TESTS</td>
<td>TRAILING ZEROS WHICH WILL CAUSE A DISPLACEMENT OF THE DECIMAL POINT</td>
</tr>
<tr>
<td>12 14</td>
<td></td>
<td>JCM A0</td>
<td>IF DISPLACEMENT IS DETECTED ADD .01 AND</td>
</tr>
<tr>
<td>13 1A</td>
<td></td>
<td>SKIP,01</td>
<td>EXTRACT NEW RESULT --- ELSE SKIP AND LEAVE</td>
</tr>
<tr>
<td>14 53</td>
<td></td>
<td>JMS -</td>
<td>THE RESULT ALONE</td>
</tr>
<tr>
<td>15 E0</td>
<td></td>
<td>KCPROM</td>
<td>DISPLAY RESULTS STORED IN RAM</td>
</tr>
<tr>
<td>16 51</td>
<td></td>
<td>JMS -</td>
<td>ADDRESS OF FIRST KEY CODE TO BE EXECUTED</td>
</tr>
<tr>
<td>17 A0</td>
<td></td>
<td>EXTRACT12</td>
<td>ADDRESS OF LAST KEY CODE TO BE EXECUTED +1</td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td>EXECUTE CA/CE</td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td>CA/CE</td>
</tr>
<tr>
<td>1A 51</td>
<td></td>
<td>SKIP,01</td>
<td>WRITE SATELLITE POSITION IN RAM</td>
</tr>
<tr>
<td>1B C8</td>
<td></td>
<td>DISPLAYRAM</td>
<td>FIRST CHARACTER IN RAM TO BE EXECUTED</td>
</tr>
<tr>
<td>1C 20</td>
<td></td>
<td>CALCULATE</td>
<td>F-NUMBER OF RAM CHAR +1 TO BE ENTERED INTO</td>
</tr>
<tr>
<td>1D</td>
<td></td>
<td></td>
<td>MATH CHIP, THAT IS F+6+1=A</td>
</tr>
<tr>
<td>1E 28</td>
<td></td>
<td>P0</td>
<td>ENTER LONGITUDE OF SAT. INTO MATH CHIP</td>
</tr>
<tr>
<td>1F 02</td>
<td></td>
<td>P3</td>
<td>EXECUTE -</td>
</tr>
<tr>
<td>20 53</td>
<td></td>
<td>JMS -</td>
<td>WRITE RECEIVER POSITION INTO RAM</td>
</tr>
<tr>
<td>21 E0</td>
<td></td>
<td>KCPROM</td>
<td></td>
</tr>
<tr>
<td>22 52</td>
<td></td>
<td>JMS -</td>
<td>TEST NUMBER OF PASSES THRU PROGRAM (STATUS</td>
</tr>
<tr>
<td>23 80</td>
<td></td>
<td>SPOS</td>
<td>CHARACTER) FOR ODD OR EVEN ---</td>
</tr>
<tr>
<td>24 28</td>
<td></td>
<td>P4</td>
<td>IF ODD ENTER LONGITUDE OF RECEIVER</td>
</tr>
<tr>
<td>25 20</td>
<td></td>
<td>P4</td>
<td>IF EVEN ENTER LONGITUDE OF TRANSMITTER</td>
</tr>
<tr>
<td>26 2A</td>
<td></td>
<td>P4</td>
<td>INTO MATH CHIP</td>
</tr>
<tr>
<td>27 A0</td>
<td></td>
<td>A 0</td>
<td>ENTER LONGITUDE OF TRANSMITTER OR RECEIVER</td>
</tr>
<tr>
<td>28 51</td>
<td></td>
<td>JMS -</td>
<td>INTO MATH CHIP</td>
</tr>
<tr>
<td>29 06</td>
<td></td>
<td>KCRAM</td>
<td></td>
</tr>
<tr>
<td>2A 26</td>
<td></td>
<td>P4</td>
<td></td>
</tr>
<tr>
<td>2B A2</td>
<td></td>
<td>P4</td>
<td></td>
</tr>
<tr>
<td>2C 28</td>
<td></td>
<td>P4</td>
<td></td>
</tr>
<tr>
<td>2D 03</td>
<td></td>
<td>0 3</td>
<td></td>
</tr>
<tr>
<td>2E 53</td>
<td></td>
<td>JMS -</td>
<td></td>
</tr>
<tr>
<td>2F E0</td>
<td></td>
<td>KCPROM</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32 52</td>
<td></td>
<td>JMS -</td>
<td></td>
</tr>
<tr>
<td>33 26</td>
<td></td>
<td>RPOS</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36 52</td>
<td></td>
<td>JMS -</td>
<td></td>
</tr>
<tr>
<td>37 6F</td>
<td></td>
<td>00D/EV</td>
<td></td>
</tr>
<tr>
<td>38 03</td>
<td></td>
<td>LCM 3</td>
<td></td>
</tr>
<tr>
<td>39 B9</td>
<td></td>
<td>XCH R9</td>
<td></td>
</tr>
<tr>
<td>3A 2A</td>
<td></td>
<td>P5</td>
<td></td>
</tr>
<tr>
<td>3B 90</td>
<td></td>
<td>9 0</td>
<td></td>
</tr>
<tr>
<td>3C 51</td>
<td></td>
<td>JMS -</td>
<td></td>
</tr>
<tr>
<td>3D</td>
<td></td>
<td>KCRAM</td>
<td></td>
</tr>
<tr>
<td>3E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3F</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
EXECUTE = STO

TEST NUMBER OF PASSES THRU PROGRAM (STATUS CHARACTER) FOR ODD OR EVEN --- IF EVEN ENTER TRANSMITTER LATITUDE

ENTER LATITUDE OF TRANSMITTER OR RECEIVER INTO MATH CHIP

EXECUTE COS X

ENTER LATITUDE OF SATELLITE INTO MATH CHIP

EXECUTE COS )

EXECUTE SIN X

ENTER LATITUDE OF SATELLITE INTO MATH CHIP
EXECUTE \( \sin 5 \) 7 + 3 \( \sqrt{} \) 

= \* \( \text{CHS} \) 9 + 

= \( \text{RCL} \) 8 9 \( \text{EE} \)

= \( \text{STO} \) 4 \( \text{RCL} \) 1 = 

(32 KEY CODES)

ENTER NORMALIZED RANGE OF SATELLITE INTO MATH CHIP

INCREMENT RAM0/REG0 STATUS CHARACTER EACH PASS THROUGH PROGRAM

TEST NUMBER OF PASSES THRU PROGRAM (STATUS CHARACTER) FOR ODD OR EVEN ---

IF ODD, \( R8 = 1 \) UP DELAY COMPUTED GO BACK

TO START AND COMPUTE DOWN DELAY

IF EVEN, \( R8 = 3 \) BOTH DELAYS HAVE BEEN COMPUTED --- CONTINUE ON
DISPLAY TOTAL UP + DOWN DELAY

EXECUTE CHS 0 + 0

DELAY + 0 0 1 .

GENERATOR 3 . 2 0 .

SETTING 0 = 4 0

0 1 CHS 0

EXTRACT DELAY GENERATOR SETTING

READ RAM0/REGO/CHARACTER 5 INTO R2 TO TEST FOR BLANK

IF RAM CHAR IS NOT = D (BLANK) SKIP

IF RAM CHARACTER = D ADD .001 TO PREVENT TRAILING ZEROS FROM CAUSING A DECIMAL POINT SHIFT

EXTRACT NEW RESULT

OUTPUT DELAY GENERATOR SETTING

TEST5 TESTS FOR MATH CHIP OUTPUT DIGIT NUMBER 5 BLANK

READ RAM0/REGO/CHARACTER 5 INTO R2 TO TEST FOR BLANK

IF RAM CHARACTER IS NOT = D (BLANK) SKIP

SET UP TO CALL KCPROM TO ADD .01 --- HOWEVER MAIN PROGRAM MUST MAKE THE CALL OR ELSE THE LIMIT OF 3 LEVELS OF SUBROUTINES WOULD BE EXCEEDED IF KCPROM WERE CALLED FROM HERE. IF RAM CHAR = BLANK RETURN 1 IF RAM CHAR NOT = BLANK RETURN 0
100 20 KCRAM   FIM PJ
  1 01 16   1  6
  1 02 22   1  0
  1 03  0   1  0
  1 04 24   3  0
  1 05 30   1  0
  1 06 29 ENCODE SRC P+
  1 07 E9   RUN
  1 08 B1   XCH R1
  1 09 36   FIN P3
  1 0A 51   JMS -
  1 0B 20   - INPUTKC
  1 0C 69   INC R9
  1 0D 7A   ISZ RA
  1 0E 06   - ENCODE
  1 0F C0   BBL
  1 10 11 ZERO
  1 11 12 ONE
  1 12 13 TWO
  1 13 14 THREE
  1 14 15 FOUR
  1 15 16 FIVE
  1 16 17 SIX
  1 17 18 SEVEN
  1 18 19 EIGHT
  1 19 1A NINE
  1 1A 21 DEC.PT.
  1 1B 28 CHS
  1 1C
  1 1D
  1 1E
  1 1F
  1 20 D0 INPUTKC LDM 6
  1 21 23   SRC P1
  1 22 F4   CMA
  1 23 E2   WRR
  1 24 25   SRC P2
  1 25 F4   CMA
  1 26 E2   WRR
  1 27 51   JMS -
  1 28 F2   - DELAY40
  1 29 A7   LD R7
  1 2A 23   SRC P1
  1 2B F4   CMA
  1 2C E2   WRR
  1 2D A6   LD R6
  1 2E 25   SRC P2
  1 2F F4   CMA
  1 30 E2   WRR
  1 31 51   JMS -
  1 32 F2   - DELAY40
  1 33 D6   LDM 6
  1 34 23   SRC P1
  1 35 E2   WRR
  1 36 D7   LDM 7
  1 37 25   SRC P2
  1 38 E2   WRR
  1 39 F0 DONETEST CLB
  1 3A EA   RDR
  1 3B F6   RAR
  1 3C F6   JCN C0
  1 3D 1A   - DONETEST
  1 3E 39   BBL
  1 3F C0 DONE

FIRST KEY CODE ADDRESS FOR FIN INSTRUCTION
TO SELECT I/O PORTS NUMBER 0
TO SELECT I/O PORTS NUMBER 3
PO CONTAINS ADDRESS OF KEY CODE
PUT KEY CODE INTO P3
WRITE NOP AND KEY CODE TO MATH CHIP, WAIT
FOR DONE
INCREMENT RAM CHARACTER ADDRESS IN R9
INCREMENT NUMBER OF RAM CHARACTERS COUNTER RA
RETURN TO MAIN PROGRAM
KCRAM READS SPECIFIED BCD CHARACTERS FROM
RAM AND ENCODES THEM INTO KEY CODES —
THEN CALLS INPUTKC TO INPUT THEM TO MATH
CHIP

BCD CHARACTER A INTERPRETED AS DECIMAL PT.
BCD CHARACTER B INTERPRETED AS CHS KEY

INPUTKC INPUTS KEY STROKE CODES AND DATA
TO MATH CHIP ALONG WITH NOP AND WAITS FOR
DONE --- NOP KEY CODE = 00
WAIT 40 MILISECONDS

R7 CONTAINS LEAST SIGNIFICANT PART OF KEY
CODE --- OUTPUT IT TO OUTPORT NUMBER 0

R6 CONTAINS MOST SIGNIFICANT PART OF KEY
CODE --- OUTPUT IT TO OUTPORT NUMBER 3

WAIT 40 MILISECONDS
WRITE OUT 89 FOR DONE TEST (NEG. LOGIC 76)

WRITE 9 TO OUTPORT NUMBER 0 (NEG. LOGIC 6)
WRITE 8 TO OUTPORT NUMBER 3 (NEG. LOGIC 7)

IMPORT NUMBER 3 STILL SELECTED --- READ IT

ROTATE DECIMAL POINT LED SEGMENT INTO CARRY
POSITION TO TEST FOR DONE

IF DONE RETURN TO KCPROM OR KCRAM
DECODE CONVERTS FROM 7 SEGMENT LED CODE TO BCD AND WRITES BCD INTO RAM0/REG0/CHARS 4 THRU F (THIS ROUTINE MUST BE LOCATED AT ADDRESSES 40 THRU 7F IN A PROM — BECAUSE THE SEGMENT CODES ARE THE ADDRESSES)

USING SEGMENT CODE IN P0 AS ADDRESS FETCH INDIRECT BCD CHARACTER INTO RA OF P5 WRITE BCD CHARACTER INTO RAM INCREMENT RAM CHARACTER ADDRESS RETURN TO EXTRACT12

NOTE THAT IT IS ONLY NECESSARY TO USE 5 OF THE 7 SEGMENTS TO DECODE INTO BCD

WRAM IS CALLED BY SUBROUTINES TPOS AND RPOS TO WRITE TWO BCD CHARACTERS CONTAINED IN R4 AND R5 INTO RAM AND IS IMBEDDED INTO SUBROUTINE DECODE ONLY TO MAKE USE OF BLANK SPACES THAT ARE IN DECODE BY NECESSITY

RETURN TO TPOS OR RPOS
TPOS writes position of transmitter into RAM --- in this case Wallops Island, VA.
Longitude = 75.46, Latitude = 37.85

1 80 22 TPOS
1 81 33
1 82
1 83 24
1 84 07
1 85 51
1 86 64
1 87 24
1 88 5A
1 89 51
1 8A 64
1 8B 24
1 8C 46
1 8D 51
1 8E 64
1 8F 24
1 90 43
1 91 51
1 92 64
1 93 24
1 94 7A
1 95 51
1 96 64
1 97 24
1 98 65
1 99 51
1 9A 64
1 9B 24
1 9C
1 9D 51
1 9E 64
1 9F 0C
1 A0 22 EXTRACT12
1 A1 04
1 A2 24
1 A3 30
1 A4 26
1 A5 81
1 A6 28
1 A7 04
1 A8 23 NEXTDIGIT
1 A9 A7
1 AA F4
1 AB E2
1 AC 25
1 AD A6
1 AE F4
1 AF E2
1 B0 F0 TESTDIGIT
1 B1 EA
1 B2 F4
1 B3 F5
1 B4 1A
1 B5 80
1 B6 EA
1 B7 80
1 B8 23
1 B9 EA
1 BA B1
1 BB 51
1 BC 45
1 BD 67
1 BE 73
1 BF A8

FIM P1
3 3
TPOS writes position of transmitter into RAM --- in this case Wallops Island, VA.
Longitude = 75.46, Latitude = 37.85

FIM P2
0 7
WRITE 07 into RAM

FIM P2
5 A
WRITE 5. INTO RAM

FIM P2
4 6
WRITE 46 INTO RAM

FIM P2
0 3
WRITE 03 INTO RAM

FIM P2
7 A
WRITE 7. INTO RAM

FIM P2
8 5
WRITE 85 INTO RAM

FIM P2
0 0
WRITE 00 into RAM

FIM P2
BBL
RETURN TO MAIN PROGRAM

FIM P1
0 4
EXTRACT12 extracts the 12 digit result from the math chip, decodes it and stores BCD character in RAM0/REG0

FIM P2
3 0
DIGIT DATA REQUEST CODES 81, 82, 83, etc.

FIM P3
8 1
TO SELECT RAM0/REG0/CHARS4 thru F for BCD storage

FIM P4
0 4
WRITE OUT DIGIT REQUEST CODES

SRC P1
LD R7
L.S.P. of digit request code to OUTPORT 0

MA
CMA

SRC P2
LD R6
M.S.P. of digit request code to OUTPORT 3

RWR

Jean CN 0

L.S.P. of digit request code to OUTPORT 0

TESTDIGIT

I/O Ports 3 still selected --- read import number 3

IF 8 bit is positive (NEG. LOGIC 0) digit is available --- if not continue testing

If 8 bit is positive (NEG. LOGIC 0) digit is available --- if not continue testing

I/O Ports 3 still selected --- read M.S.P. of segment code from import 3 and store it in R0

READ L.S.P. of segment code from import 0 and store it in R1

I/O Ports 3 still selected --- read M.S.P. of segment code from import 3 and store it in R0

Decide segment code and store BCD character in RAM

Increment L.S.P. of digit request code

If all 12 codes have been sent
DISPLAYRAM DISPLAYS MATH CHIP OUTPUT ON LEDs. OUTPUT IS STORED IN RAMO/REGO/CHARS 4 THROUGH F.

TO SELECT OUTPORT NO. 2 FOR STROBE OUTPUT INITIALIZE STROBE TO ZERO.

TO SELECT RAMO/REGO/CHARACTERS 4 THRU F WRITE STROBE TO OUTPORT 2 --- STROBE IS OUTPUT BEFORE DATA BECAUSE OF LATCHED MICROPROCESSOR OUTPUT PORTS --- PREVENTS CHARACTERS FROM BEING SHIFTED ON DISPLAY LEDS.

SELECT, READ, WRITE RAM CHAR TO OUTPORT 1 INCREMENT STROBE.

INCREMENT RAM CHARACTER ADDRESS RETURN TO MAIN PROGRAM.

TESTN/S TESTS NORTH/SOUTH LATITUDE SWITCH WHICH IS CONNECTED TO LONGITUDE 100S POSITION 8 BIT. IF = 0 LATITUDE IS NORTH IF = 1 LATITUDE IS SOUTH SET RB, LATITUDE CHS CHAR. = 0 FOR NORTH.

SHIFT LONG. 100S CHAR. BACK TO NORMAL AND STORE BACK INTO RA RETURN TO RPOS.

CLEAR SOUTH LATITUDE INDICATION SHIFT LONG. 100S CHAR. BACK TO NORMAL AND STORE BACK INTO RA RETURN TO RPOS.

DELAY40 PROVIDES THE 40 MILLISECONDS DELAY REQUIRED BETWEEN ENTRIES OF KEY STROKE CODES INTO MATH CHIP.

RETURN TO INPUTKC.
INCREMENT INCREMENTS THE NUMBER STORED IN RAMO/REGO STATUS CHARACTER WHICH RECORDS NUMBER OF PASSES THRU PROGRAM --- ODD OR EVEN PASSES DETERMINE WHETHER TRANSMITTER OR RECEIVER POSITION WILL BE USED IN THE DELAY CALCULATION.

READ STATUS CHARACTER INTO ACCUMULATOR

INCREMENT ACCUMULATOR

WRITE ACCUMULATOR BACK INTO STATUS CHAR

RETURN TO MAIN PROGRAM

READ STATUS CHARACTER INTO ACCUMULATOR

TEST IF NUMBER IN STATUS CHARACTER IS ODD OR EVEN

IF ODD SET R8 = 1 CAUSES USE OF RECEIVER POSITION DATA STORED IN RAM

RETURN TO MAIN PROGRAM

IF EVEN SET R8 = 3 CAUSES USE OF TRANSMITTER POSITION DATA STORED IN RAM

RETURN TO MAIN PROGRAM

RPOS WRITES RECEIVER POSITION INTO RAMO/REGO CHARACTERS 3 THRU F AFTER READING IT FROM THUMBWHEEL SWITCHES

TO SELECT RAMO OUTPUT PORT --- R7 = STROBE

TO SELECT INPORT 1 (LONG/LAT DATA)

TEST LONGITUDE 100S CHARACTER & BIT FOR 0 OR 1 FOR NORTH OR SOUTH LATITUDE

READ 2 RECEIVER LONG/LAT SWITCHES AND STORE 2 POSITION CHARACTERS IN RAM

STORE 1 POSITION CHARACTER + DECIMAL POINT IN RAM

STORE 2 POSITION CHARACTERS IN RAM
2 46 AA  LO RA
2 41 B5  XCH R5
2 42 51  JMS -
2 43 64  - WRAM
2 44 06  LOM 0
2 45 B4  XCH R4
2 46 52  JMS -
2 47 67  - READ/L
2 48 AA  LO RA
2 49 B5  XCH R5
2 4A 51  JMS -
2 4B 64  - WRAM
2 4C 52  JMS -
2 4D 67  - READ/L
2 4E AA  LO RA
2 4F B4  XCH R4
2 50 0A  XCH R5
2 51 B5  JMS -
2 52 51  - WRAM
2 53 64  JMS -
2 54 52  - READ/L
2 55 67  LO RA
2 56 AA  XCH R4
2 57 52  JMS -
2 58 67  - READ/L
2 59 AA  LO RA
2 5B B5  XCH R5
2 5C 51  JMS -
2 5D 64  - WRAM
2 5E AB  LO R3
2 5F B4  XCH R4
2 60 0A  XCH R5
2 61 B5  JMS -
2 62 51  - WRAM
2 63 64  BBL
2 64 C0  RETURN TO MAIN PROGRAM
2 65
2 66
2 67 27 READ/L SRC P3 READL/L WRITES STROBE TO RECEIVER LONGITUDE
2 68 A7  LO R7 LATITUDE THUMBWHEEL SWITCHES VIA RAM0
2 69 F4  CMA OUTPORT AND READS IN POSITION
2 6A E1  WMP
2 6B 29 SRC P4 READ LONG/LAT CHARACTER FROM INPORT 1
2 6C EA  ROR
2 6D B4  XCH RA TRANSFER LONG/LAT CHAR TO RPOS VIA RA
2 6E 57 INC R7 INCREMENT STROBE
2 6F C0  BBL RETURN TO RPOS
2 70 22 OELAYGEN FIM P1 OELAYGEN OUTPUTS 4 CHARACTER DELAY
2 71 03  0 5 GENERATOR SETTING TO DELAY GENERATOR
2 72 24  FIM P2 TO SELECT OUTPORT 4 AND SET UP 4 CHARACTER
2 73 4C  4 C COUNTER
2 74 23 NEXTCHAR SRC P1 READ RAM CHARACTER
2 75 E9  ROM
2 76 25 SRC P2
2 77 F4  CMA WRITE CHARACTER TO OUTPORT 4
2 78 E2  WRR INCREMENT RAM CHARACTER ADDRESS
2 79 53  INC R3 INCREMENT NUMBER OF OUTPORT
2 7A 64  INC R4 INCREMENT RAM CHARACTER COUNTER
2 7B 75  ISZ R5
2 7C 74  - NEXTCHAR
2 7D C0  BBL
2 7E
2 7F

40
SPUS READS SATELLITE POSITION INFORMATION FROM DECODER MICROPROCESSOR AND STORES IT IN RAM0/REG1 TEMPORARILY THEN LATER TRANSFERS IT TO REG2 TO SELECT RAM0/REG1/CHARACTERS 3 THRU F.

TEST DECODER MICROPROCESSOR RAM OUTPUT PORT FOR 3 --- IF NOT FOUND KEEP TESTING --- IF FOUND READ DECODER OUTPUT PORT 1 CONNECTED TO DELAY MICROPROCESSOR INPORT 2.

READ SATELLITE POSITION DATA FROM INPORT 2 WRITE SATELLITE POSITION DATA INTO RAM0/ REG1 IF 13 SATELLITE POSITION CHARACTERS HAVE BEEN WRITTEN INTO RAM GO ON TO TRANSFER THEM FROM REG1 TO REG2 AND INSERT DECIMAL POINTS AND CHS WHERE NECESSARY TO SELECT RAM0/REG2/CHARACTERS 0 THRU F.

TRANSFER 3 CHARACTERS FROM RAM REG1 TO REG2 WRITE DECIMAL POINT (A) INTO REG2.

TRANSFER 2 CHARACTERS FROM RAM REG1 TO REG2 IF 6TH CHARACTER IN RAM REG1 1 BIT = 0 THEN SIGN IS -.

IF 6TH CHARACTER IN RAM REG1 1 BIT NOT = 0 SAVE R8 = 0 FOR + SIGN.

IF 6TH CHARACTER IN RAM REG1 1 BIT = 0 SAVE R8 = B FOR - SIGN.

TRANSFER 1 CHARACTER FROM RAM REG1 TO REG2 WRITE DECIMAL POINT (A) INTO RAM REG2.

TRANSFER 2 CHARACTERS FROM RAM REG1 TO REG2 WRITE 0 OR B SAVEO IN R8 INTO REG2 FOR + OR CHS.
IF 10th CHARACTER IN RAM REG1 1 BIT = 0 THEN
SIGN IS -

IF 10th CHARACTER IN RAM REG1 1 BIT NOT = 0
SAVE R8 = 0 FOR + SIGN

TRANSFER 3 CHARACTERS FROM RAM REG1 TO REG2

WRITE DECIMAL POINT (A) INTO RAM REG2

WRITE 0 OR 8 SAVED IN R8 INTO REG2 FOR + OR -

CHS

RETURN TO MAIN PROGRAM

NCHARS TRANSFERS A SPECIFIED NUMBER OF
SATELLITE POSITION CHARACTERS FROM RAM0/1
REG1 TO REG2

INCREMENT RAM REG1 CHARACTER ADDRESS
INCREMENT RAM REG2 CHARACTER ADDRESS

INCREMENT NUMBER OF CHARACTERS COUNTER
RETURN TO SPOS
3 00 3C CA/CE PROM 3 IS USED FOR KEY STROKE CODE STORAGE
3 01 3C CA/CE ENTER LONGITUDE OF SATELLITE
3 02 23 = ENTER LONGITUDE OF TRANSMITTER OR RECEIVER
3 03 27 =
3 04 3B STO ENTER LATITUDE OF TRANSMITTER OR RECEIVER
3 05 32 COS
3 06 24 X
3 07 28 ( COS
3 08 32 X
3 09 24 ( RCL
3 0A 28 COS
3 0B 37 )
3 0C 32 (
3 0D 29 )
3 0E 29 )
3 0F 27 =
3 10 3B STO ENTER LATITUDE OF TRANSMITTER OR RECEIVER
3 11 31 SIN
3 12 24 X
3 13 31 SIN
3 14 27 =
3 15 22 +
3 16 37 RCL
3 17 27 =
3 18 3B STO ENTER LATITUDE OF SATELLITE
3 19 16 5
3 1A 21 +
3 1B 1A 9
3 1C 19 8
3 1D 12 1
3 1E 15 4
3 1F 18 7
3 20 28 CHS
3 21 2C EE
3 22 1A 9
3 23 24 X
3 24 37 RCL
3 25 22 +
3 26 13 2
3 27 11 0
3 28 21 +
3 29 13 2
3 2A 12 1
3 2B 14 3
3 2C 1A 9
3 2D 17 6
3 2E 2C EE
3 2F 1A 9
3 30 27 =
3 31 36 SQRT
3 32 22 +
3 33 27 =
3 34 22 +
3 35 27 =
3 36 22 +
3 37 21 +
3 38 11 0
3 39 12 1
3 3A 27 =
3 3B 26 CMS
3 3C 22 +
3 3D 14 3
3 3E 11 0
3 3F 11 0

-2RH = -5.98147 X 10**9

R**2 + H**2 = 20.21396 X 10**9

ENTER NORMALIZED RANGE OF SATELLITE
ENTER TOTAL UP DELAY FROM RAM

SUBTRACT TOTAL COMPUTED DELAY FROM 300000. MICROSECONDS
X 1.024 = RATIO BETWEEN OEOOER
MICROPROCESSOR CLOCK AND ODELAY
MICROPROCESSOR CLOCK FREQUENCIES, THAT IS
THE MINIMUM DELAY GENERATOR STEP IS
MICROSECONDS

10'S COMPLEMENT DELAY GENERATOR SETTING
BECAUSE OF UP COUNTERS USED IN ODELAY
GENERATOR

THESE STROKES ARE USED FOR DECIMAL POINT
ADJUSTMENT OF DELAY GENERATOR SETTING
CALCULATION
LOCATIONS 80 THRU BF ARE BLANK AND HAVE BEEN OMITTED FROM THIS LISTING

KCPROM ENTERS SPECIFIED KEY CODES STORED IN PROM TO SELECT I/O PORTS 3

KEY CODE ADDRESS IS IN P0, KEY CODE WILL BE STORED IN P3 WRITE NOP, WRITE KEY CODE, WAIT FOR DONE

INCREMENT KEY CODE ADDRESS A2A1 FOR FIN

TEST KEY CODE ADDRESS IN P0 TO SEE IF LAST KEY CODE HAS BEEN EXECUTED --- IF NOT EXECUTE NEXT ONE.

RETURN TO MAIN PROGRAM
# Automatic Path Delay Corrections to GOES Satellite Time Broadcasts

**Author(s):** J. V. Cateora, D. W. Hanson, and D. D. Davis

**Abstract:**

In support of the environmental data collection by the National Oceanic and Atmospheric Administration's (NOAA's) Geostationary Operational Environmental Satellites (GOES), a new code has been incorporated into an interrogation message from these satellites by the National Bureau of Standards (NBS). This message is directed to data-collection platforms engaged in seismic, tsunami, hydrometeorological and other related monitoring activities. The NBS has developed this time-code system to serve environmental data users who require only a few tenths of a second accuracy as well as those who need a more accurate time reference.

The time code is available continuously from two geostationary satellites and provides a coverage of the Atlantic and Pacific Ocean Basins as well as the North and South American Continents. The time code includes the necessary information to compensate for free-space propagation delays between the master clock located at Wallops Island, Virginia, and the user. Preliminary results indicate a timing resolution of 10 microseconds.

The time-code system is supported by atomic clocks maintained at Wallops Island, Virginia, the point of origin for all signals to be sent through the satellites. A data-logging system monitors three television networks and Loran-C to provide a comparison link between the Wallops Island clocks and reference standards at the NBS.

A microprocessor "smart" clock has been developed for the user that automatically corrects for path and equipment delays and places its recovered time in synchronism with Coordinated Universal Time (UTC) generated by NBS. This clock, associated recovery equipment, and measured results are discussed in detail in this report.

**Key Words:** Broadcast; delay correction; microprocessor; satellite; scientific calculations; time of year.
NBS TECHNICAL PUBLICATIONS

PERIODICALS

JOURNAL OF RESEARCH—The Journal of Research of the National Bureau of Standards reports NBS research and development in those disciplines of the physical and engineering sciences in which the Bureau is active. These include physics, chemistry, engineering, mathematics, and computer sciences. Papers cover a broad range of subjects, with major emphasis on measurement methodology, and the basic technology underlying standardization. Also included from time to time are survey articles on topics closely related to the Bureau’s technical and scientific programs. As a special service to subscribers each issue contains complete citations to all recent NBS publications in NBS and non-NBS media. Issued six times a year. Annual subscription: domestic $17.00; foreign $21.25. Single copy, $3.00 domestic; $3.75 foreign.

Note: The Journal was formerly published in two sections: Section A “Physics and Chemistry” and Section B “Mathematical Sciences.”

DIMENSIONS/NBS

This monthly magazine is published to inform scientists, engineers, businessmen, industry, teachers, students, and consumers of the latest advances in science and technology, with primary emphasis on the work at NBS. The magazine highlights and reviews such issues as energy research, fire protection, building technology, metric conversion, pollution abatement, health and safety, and consumer product performance. In addition, it reports the results of Bureau programs in measurement standards and techniques, properties of matter and materials, engineering standards and services, instrumentation, and automatic data processing.

Annual subscription: Domestic, $12.50; Foreign $15.65.

NONPERIODICALS

Monographs—Major contributions to the technical literature on various subjects related to the Bureau’s scientific and technical activities.

Handbooks—Recommended codes of engineering and industrial practice (including safety codes) developed in cooperation with interested industries, professional organizations, and regulatory bodies.

Special Publications—Include proceedings of conferences sponsored by NBS, NBS annual reports, and other special publications appropriate to this grouping such as wall charts, pocket cards, and bibliographies.

Applied Mathematics Series—Mathematical tables, manuals, and studies of special interest to physicists, engineers, chemists, biologists, mathematicians, computer programmers, and others engaged in scientific and technical work.

National Standard Reference Data Series—Provides quantitative data on the physical and chemical properties of materials, compiled from the world’s literature and critically evaluated. Developed under a world-wide program coordinated by NBS. Program under authority of National Standard Data Act (Public Law 90-396).

NOTE: At present the principal publication outlet for these data is the Journal of Physical and Chemical Reference Data (JPCRD) published quarterly for NBS by the American Chemical Society (ACS) and the American Institute of Physics (AIP). Subscriptions, reprints, and supplements available from ACS, 1155 Sixteenth St. N.W., Wash., D.C. 20056.

Building Science Series—Disseminates technical information developed at the Bureau on building materials, components, systems, and whole structures. The series presents research results, test methods, and performance criteria related to the structural and environmental functions and the durability and safety characteristics of building elements and systems.

Technical Notes—Studies or reports which are complete in themselves but restrictive in their treatment of a subject. Analogous to monographs but not so comprehensive in scope or definitive in treatment of the subject area. Often serve as a vehicle for final reports of work performed at NBS under the sponsorship of other government agencies.

Voluntary Product Standards—Developed under procedures published by the Department of Commerce in Part 10, Title 15, of the Code of Federal Regulations. The purpose of the standards is to establish nationally recognized requirements for products, and to provide all concerned interests with a basis for common understanding of the characteristics of the products. NBS administers this program as a supplement to the activities of the private sector standardizing organizations.

Consumer Information Series—Practical information, based on NBS research and experience, covering areas of interest to the consumer. Easily understandable language and illustrations provide useful background knowledge for shopping in today’s technological marketplace.


Order following NBS publications—NBSIR’s and FIPS from the National Technical Information Services, Springfield, Va. 22161.


NBS Interagency Reports (NBSIR)—A special series of interim or final reports on work performed by NBS for outside sponsors (both government and non-government). In general, initial distribution is handled by the sponsor; public distribution is by the National Technical Information Services (Springfield, Va. 22161) in paper copy or microfiche form.

BIBLIOGRAPHIC SUBSCRIPTION SERVICES

The following current-awareness and literature-survey bibliographies are issued periodically by the Bureau:

Cryogenic Data Center Current Awareness Service. A literature survey issued biweekly. Annual subscription: Domestic, $25.00; Foreign, $30.00.

