NISTIR 7070

Workshop on IEEE-1588, Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems

Lee, K. B.

U. S. DEPARTMENT OF COMMERCE
Technology Administration
National Institute of Standards
  and Technology
Gaithersburg, MD 20899

NIST

**National Institute of Standards
and Technology**
Technology Administration
U.S. Department of Commerce

Workshop on IEEE-1588, Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems

Lee, K. B.

U. S. DEPARTMENT OF COMMERCE
Technology Administration
National Institute of Standards
and Technology
Gaithersburg, MD 20899

November 20, 2003

NISTIR 7070

Workshop on IEEE-1588, Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems

Kang Lee
National Institute of Standards and Technology
Gaithersburg, Maryland

John Eidson
Agilent Technologies
Palo Alto, California

September 24, 2003

TABLE OF CONTENTS

Workshop Summary

Executive Summary from the Conference Co-Chairs

The IEEE 1588 standard defines a protocol enabling precise synchronization of clocks in measurement and control systems implemented with technologies such as network communication, local computing, and distributed objects. The protocol enables heterogeneous systems that include clocks of various inherent precision, resolution, and stability to synchronize. The IEEE 1588 standard was approved as ANSI/IEEE 1588-2002 in January 2003. This conference was to provide a forum for users and implementers of the 1588 standard to exchange information and ideas about the standard.

The conference participants represented different sectors of industry ranging from networked instrumentation and measurement, to utility power generation and distribution, to aerospace and avionics, to semiconductor production equipment manufacturing, to telecommunication. The workshop opened with welcoming remarks and a presentation about the National Institute of Standards and Technology (NIST) and the various programs of its Manufacturing Engineering Laboratory (MEL) by the MEL Director Dr. Dale Hall. Dr. Hall pointed out that a workshop like this is one of the many avenues for industry and NIST to work together on standards and technology issues.

Twelve presentations on implementations based on the IEEE 1588 standard or technologies addressing time synchronization issues were presented in three sessions. Following that, a demonstration session was held featuring implementations based on IEEE 1588 from six companies. The demonstrations ranged from networked time synchronization of sensor data acquisition, to motion control, to software tools for time synchronization diagnostics. The final session was an open forum discussion. It focused on issues about the standard identified by the attendees. Attendees were invited to put issues on the board, or add a check mark to existing issue(s) they wanted to discuss. The moderator chose the issues with the most check marks first. The purpose was to get the issues aired and defined and to identify the hot items, not to solve technical issues. At the end, all issues on the board were addressed or at least briefly discussed. The summary of the discussion on these issues is presented below. The ideas and issues brought out in this workshop will be the used to formulate the agenda for the next workshop to be held in the same time frame in 2004. The proceedings for the workshop will be put on the IEEE 1588 Web site at http://ieee1588.nist.gov as soon as it is approved for publication by NIST. Plans for the next workshop will be presented in the spring of 2004.

Summary of Points Discussed During the Open Discussion Session

Market Acceptance / Requirements

IEEE 1588 is applicable to a much wider range of applications than networking sensors and networked measurement and control systems. Because of its potentially wide application space, many questions still need to be answered in future workshops. They are:
- Which set of markets is appropriate to use the IEEE 1588 standard?
- Once the markets are identified, we must determine for each market
    - what set of requirements is appropriate?
    - what level of synchronization?
    - how much redundancy?

If we don't have a good set of requirements and use cases, we won't be able to make good choices. For example, in the telecommunication space, we may be able to find customers who have advanced technology shops and are willing to help.

Telecommunication requirements are likely to be different from most others. Ideally it would be the same standard, just a different implementation. Applications where IEEE 1588 overlaps other technologies, such as Network Time Protocol (NTP), will need to be examined.

Tools would help acceptance, for example, for a Field Programmable Gate Array (FPGA) core, or for a source code for the protocol stack. It was noted that Application Specific Integrated Circuit (ASIC)/FPGA cores tend to be very application-specific, whereas, the stack and management message handling would be widely applicable. For the FPGA, people could publish the state diagram. In other standards, a marketing track was formed to deal with this issue.

The standard leaves some things to the implementers. We may need more clarification or statements of preferred implementation to assure interoperation. It was noted that the committee keeps questions and interpretations of the standard on the IEEE 1588 Web site. Questions currently go to the IEEE, or committee chair.

Conformance & Certification

- Minimum subset for conformance to the IEEE 1588 standard.
- Certification tools/procedures are needed.
- A test set.
- A certification body, or an accepted set of procedures.
- Part of the issues is who has liability if things do not work. The Distributed Network Protocol (http://www.dnp.org) is a nonprofit organization, thus not willing to assume liability. They developed a book saying, "this is how you certify." Anyone who wants to become a certifier pays a license fee for the logo, follows the book, and is a certifier. If something goes wrong, liability falls to the certifier.
- A university, a company, or NIST may become a certifier for a test fee.
- A reference implementation.
- Keen interest in a Plugfest – plug-and-play tests for interoperability.
- Financial support for some of these activities.

Extensions

- Ways to update the standard were briefly discussed. Suggested modifications can be partitioned into two categories. One category of modifications fit within the existing standard and the other causes a dramatic modification of the core of the standard. Changes should probably go hand-in-hand with chosen markets.
- Additional payload (in existing packets, or extension packets)
- IPv6
- 802.3 tagged frames (may be able to adopt this & Ipv6 as alternate profiles).
- "Bare" Ethernet, below Internet Protocol (IP) and Unified Data Protocol (UDP), e.g., Ethernet-level multicast. Some embedded systems don't use TCP or UDP. On the other hand, it's easier to use off-the-shelf systems when your packets have IP headers. The IP join/leave mechanism may be useful for management.
- Redundancy. Part of this issue includes defining what it means.
- Bypass clocks.
- Networks other than LAN, e.g., physically bigger or poorer-quality links.
- Support for heterogeneous components, along the lines of Simple Network Time Protocol (SNTP).
- What is the governing body? IEEE has rules for amending a standard, but they address only procedures, not content. A Project Authorization Request (PAR) needs to be formulated and submitted to IEEE-SA in order to obtain a project to update the standard.
- Task groups are needed to hold technical discussions and coordinate the work on the standard. They will be formed shortly after the workshop. In the group discussion, we will prioritize the tasks and get a clear view of the requirements before opening any PAR because a PAR carries a deadline.
- Volunteers are solicited to serve in the task groups. Anyone interested to participate should contact John Eidson and Kang Lee.

Conference Proceedings

When the conference proceedings are ready, they will be available for access on the IEEE 1588 website located at URL: http://ieee1588.nist.gov/.

Future Workshop

The plan for future workshop was briefly discussed. Most attendees wanted to have another workshop organized by NIST. Location is to be determined. Practically no one voted for a workshop in six months, but the majority of the attendees preferred to have the next workshop in about one year. Companies participated in the demonstration at this workshop and other attendees expressed interest in showing their implementations based on IEEE 1588 in the next workshop. In addition, participants wanted to have a tutorial session on the detail of the standard – what it is, why is it needed, and how it can be used, etc.

The topics of the next workshop should include:
- Tutorial. There was a specific request for a session on comparing PTP with other clock synchronization protocols.
- Technical papers.
- Reports by the task groups.
- A Plugfest.

Workshop on

IEEE-1588, Standard for a Precision Clock Synchronization Protocol for

Networked Measurement and Control Systems

Co-sponsored by

NIST and IEEE Instrumentation and Measurement Society

NIST
Gaithersburg, Maryland
September 24, 2003

Workshop: Lecture room A
Demonstration: Lecture room B

AGENDA

- 8:00 AM: Bus leaves conference hotel for NIST facility
- 8:30-9:00 AM: Continental breakfast, meet other attendees, pick up conference badges and material.

- 9:00-9:15 AM: Workshop opening
        Moderator: Kang Lee, NIST
    - o Welcome from Dr. Dale Hall, Director of the NIST Manufacturing Engineering Laboratory
    - o Administrative details

- 9:15 AM to 10:35 AM: Technical paper presentations session 1
        Moderator: John Eidson, Agilent Technologies
    - o 9:15-9:35 AM: **Boundary Clock implementation**: Øyvind Holmeide, Managing Director, OnTime Networks AS.
    - o 9:35-9:55AM: **Extending IEEE 1588 to fault tolerant synchronization with a worst-case precision in the 100 ns range**: Nikoaus E. Keroe, Oregano Systems, Georg Gaderer, Roland Höller and Thilo Sauter, Institute of Computer Technology, Vienna University of Technology
    - o 9:55-10:15AM: **Consequences of Redundant Structures PTP**: Ludwig Winkel, SIEMENS Automation and Drives
    - o 10:15-10:35AM: **A Solution for Fault –Tolerant IEEE-1588:** Jeff Allan & Dr Dongik Lee, Dependable Real Time Systems Ltd., Sheffield, U.K.

- 10:35 - 10:50 AM: Morning coffee break

- 10:50 AM-12:10 PM: Technical paper presentations session 2
        Moderator: Kang Lee, NIST

- o <u>10:50-11:10AM:</u> **Impact of Switch Cascading on Time Accuracy**: Prof. Thomas Mueller, University Wintherthur, Suisse, Karl Weber, SIEMENS Automation and Drives
  - o <u>11:10-11:30AM:</u> **IEEE 1588 and Network Devices**: Dirk S. Mohl, Hirschmann Electronics
  - o <u>11:30-11:50AM:</u> **A Frequency Compensated Clock for Precision Synchronization using IEEE 1588 Protocol and its Application to Ethernet**: Sivaram Balasubramanian, Kendal R. Harris and Anatoly Moldovansky, Rockwell Automation
  - o <u>11:50AM-12:10PM:</u> **IEEE-1588 Node Synchronization Improvement by High Stability Oscillators**: John C Eidson & Bruce Hamilton, Agilent Laboratories

- 12:10-1:10 PM: Lunch at NIST cafeteria

- 1:10-2:30 PM: Technical paper presentations session 3
  Moderator: Joe White, US Naval Research Laboratory
  - o <u>1:10-1:30PM:</u> **Time Correlation using network based data acquisition on-board a Military Test Vehicle**: Jiwang Dai, Ph.D, Senior Software Engineer, L3 Communications Telemetry East, Thomas DeSelms, Senior Network Systems Engineer, Veridian Engineering, and Edward Grozalis, Senior Engineer, L3 Communications Telemetry East
  - o <u>1:30-1:50PM:</u> **Implementation of IEEE Std.-1588 in a Networked I/O Node**: Mark Shepard, GE Drives & Controls, Inc., Salem, VA
  - o <u>1:50-2:10PM:</u> **Application of IEEE 1588 to Distributed Motion Control**: Kendal R. Harris, Sivaram Balasubramanian, and Anatoly Moldovansky, Rockwell Automation
  - o <u>2:10-2:30PM:</u> **Proposal for IEEE1588 use over Metro Ethernet Layer 2 VPNs**: Glenn Algie, Senior Advisor, Wireless Technology Labs, Nortel Networks

- 2:30-3:30 PM: Demonstration of implementations
  Moderator: John Eidson, Agilent Technologies
  - o **OnTime Networks AS**, Øyvind Holmeide, Managing Director
  - o **Oregano Systems**, Nikoaus E. Keroe
  - o **Hirschmann Electronics,** Dirk Mohl & Dominik Iadonisi
  - o **Rockwell Automation**, Kendal R. Harris and Sivaram Balasubramanian
  - o **GE Drives & Controls, Inc., Salem, VA**, Mark Shepard
  - o **Agilent Laboratories**, John C Eidson & Bruce Hamilton
- 3:30-3:45 PM: Afternoon refreshment break
- 3:45-4:45 PM: Open discussion session- Moderator: John Eidson, Scribe: Bruce Hamilton, Agilent Technologies
  - o Topics selected by attendees
  - o Next steps
- 4:45-5 PM: Closing comments- Kang Lee & John Eidson

- 5:15 PM: Bus leaves NIST for conference hotel

ABSTRACTS FOR TECHNICAL SESSIONS

Session 1, 9:15 AM to 10:35 AM :

- **Boundary Clock implementation**: Øyvind Holmeide, Managing Director, OnTime Networks AS. Abstract: The presentation will cover special properties of a boundary clock implementation. The principles for achieving the same timing accuracy on a 1588 boundary clock implementation without Follow_Up packet support as with the support of this feature will also be described.

- **Extending IEEE 1588 to fault tolerant synchronization with a worst-case precision in the 100 ns range**: Nikoaus E. Keroe, Oregano Systems, Georg Gaderer, Roland Höller and Thilo Sauter, Institute of Computer Technology, Vienna University of Technology Abstract: We present the SynUTC paradigm, fitted into the IEEE1588 standard for realizing the basic functionality in terms of time distribution and accuracy. By using the extended features provided by the SynUTC technology a worst case precision of less than 100 ns under any network load can be realized.

- **Consequences of Redundant Structures PTP**: Ludwig Winkel, SIEMENS Automation and Drives Abstract: A switch over in redundant structures will result in a loss of delay time when a link fails. A UDP based node cannot detect this failure. A method for handling time synchronization in redundant structures will be proposed.

- **A Solution for Fault –Tolerant IEEE-1588:** Jeff Allan & Dr Dongik Lee, Dependable Real Time Systems Ltd., Sheffield, U.K. Abstract: The IEEE-1588 Standard offers a very stable and accurate platform for distributed time-based communications. A claimed weakness however of the current IEEE-1588 Standard relates to a lack of fault-tolerance. Dependable Real Time Systems Ltd (DRTS Ltd) have been developing reliable and fault-tolerant clock synchronization techniques for CAN networks. The core technology enables time triggered CAN communications that can be implemented in standard CAN nodes using no extra hardware and needing no new silicon to provide a cost-effective solution for safety-critical applications. This paper outlines how DRTS ideas previously implemented in CAN can be applied to the IEEE-1588 Standard and outlines a simple way in which the current standard could be improved to include a reliable fault-tolerant capability.

Session 2, 10:50 AM-12:10 PM:

- **Impact of Switch Cascading on Time Accuracy**: Prof. Thomas Mueller, University Wintherthur, Suisse, Karl Weber, SIEMENS Automation and Drives Abstract: Switches add a non-deterministic delay to messages. They may be treated as boundary clocks but the cascading of control loops in each node will introduce additional sources for time inaccuracies. A method for efficient handling of switched networks based on PTP will be proposed.

- **IEEE 1588 and Network Devices**: Dirk S. Mohl, Hirschmann Electronics Abstract: The presentation will start with an overview of our IEEE 1588 implementation. It will give an overview of the system design (software and hardware) and also show some issues of a portable IEEE1588 code (Linux, Windows, VxWorks). It will give some details about precision of the implementation and show some ideas for possible improvements in the software stack. The presentation will give some tips on how to implement IEEE 1588 and where to get the necessary software stacks. It will then show why IEEE 1588 is also

3

necessary and useful in layer 2 switches. The presentation will close with an overview of possible enhancements for IEEE 1588 like calculation and adjusting clock drifts and using SNMP for management.

- **A Frequency Compensated Clock for Precision Synchronization using IEEE 1588 Protocol and its Application to Ethernet**: Sivaram Balasubramanian, Kendal R. Harris and Anatoly Moldovansky, Rockwell Automation Abstract: In a distributed control system containing multiple clocks, individual clocks tend to drift apart due to instabilities inherent in source oscillators and environmental conditions such as temperature, mechanical, aging etc. Hence, some kind of correction is necessary to synchronize individual clocks to maintain the notion of global time, which is accurate to some requisite clock resolution. In this paper, we present a frequency compensated clock to achieve precision synchronization amongst distributed clocks using IEEE 1588 protocol to exchange timing information. Further, we explore its application to Ethernet.

- **IEEE-1588 Node Synchronization Improvement by High Stability Oscillators**: John C Eidson & Bruce Hamilton, Agilent Laboratories Abstract: This paper outlines work done for the US Naval Research Laboratory to investigate the sensitivity of synchronization accuracy with the stability of local oscillators. The results indicate the likely accuracy obtainable in a variety of configurations.

Session 3, 1:10-2:30 PM:
- **Time Correlation using network based data acquisition on-board a Military Test Vehicle**: Jiwang Dai, Ph.D, Senior Software Engineer, L3 Communications Telemetry East, Thomas DeSelms, Senior Network Systems Engineer, Veridian Engineering, and Edward Grozalis, Senior Engineer, L3 Communications Telemetry East Abstract: Military avionics busses and processors are getting faster, plus data acquisition systems are specified as needing an order of magnitude better time correlation than the System Under Test (SUT). In combination with these is the drive to lower cost, increase capability and use COTS equipment the test vehicle community is moving to a network based data acquisition system. Using a network based data acquisition system presents problems when attempting to correlate data on a asynchronous network. This paper will detail timing correlation issues when using a network based data acquisition system on-board a military test vehicle and propose IEEE 1588 as one of the solutions.

- **Implementation of IEEE Std.-1588 in a Networked I/O Node**: Mark Shepard, GE Drives & Controls, Inc., Salem, VA Abstract: IEEE Std. 1588-2002 is very specific in its description of the Precision Time Protocol for exchanging information between clocks. However, many of the detailed algorithms for disciplining, converging and tracking the actual clocks are "beyond the scope" of the standard. This paper describes an implementation of PTP with emphasis on the specification, design and performance of these algorithms. Included are initial acquisition of a master clock, tracking of the master clock, and rejection of outlying timestamps. Measured data from an operating system on switched Ethernet is presented.

- **Application of IEEE 1588 to Distributed Motion Control**: Kendal R. Harris, Sivaram Balasubramanian, and Anatoly Moldovansky, Rockwell Automation Abstract: This paper discusses the application of IEEE 1588 to distributed motion control systems. Current solutions rely on proprietary implementations to time synchronize distributed motion control system components. With the introduction of IEEE 1588 these solutions may now

4

be implemented using open networks and standard components. Both peer to peer controller and controller to drive systems are considered.

- **Proposal for IEEE1588 use over Metro Ethernet Layer 2 VPNs**: Glenn Algie, Senior Advisor, Wireless Technology Labs, Nortel Networks Abstract: Metro edge and core deployed timing sources, receivers and inter-working devices can be a mix of Metro provider owned and managed vs. Enterprise owned and managed. A jitter tolerant recovery method is proposed where fewer Boundary clocks are required in the L1/L2 switched Metro. The presentation proposes a small set of enhancements to IEEE1588 to enable a suite of Metro Ethernet use cases.

Demonstrations, 2:30-3:30 PM:
- **OnTime Networks AS**, Øyvind Holmeide, Managing Director
  Description: Industrial managed Ethernet switch with Boundary clock functionality. 8 10/100BASE ports with any combination of FX and TX type. SNMP v2c, IGMP snooping, layer 2 and layer 3 QoS. The Boundary clock implementation supports: HW time stamping of IEEE-1588 or SNTP/NTP time packets, 1 PPS output signal. No IEEE-1588 management support

- **Oregano Systems**, Nikoaus E. Keroe
  Description: An complete evaluation system will be presented consisting of four nodes together with a standard switch which is enhanced by a special time stamping unit able to perform both SynUTC high precision time stamping and boundary clock functions. Each computing node will offer a 1pp pulse and several other phase locked clock signals together with sensor inputs and actuator outputs. We will demonstrate the accuracy with a simple application. The basic IEEE1588 functionality and compatibility will be shown together with the extended features of the SynUTC approach (fault tolerance, ensemble clock and the like).

- **Hirschmann Electronics**, Dirk Mohl & Dominik Iadonisi
  Description: Modular Ethernet switch with full IEEE 1588 implementation (hardware time stamping, best master clock algorithm, boundary clock and management: PTP/SNMP). Two switches will synchronize each other with an accuracy of about 100ns and synchronize a PC running Windows 2k and a legacy software implementation of IEEE 1588 with an accuracy of about 100µs.

- **Rockwell Automation**, Kendal R. Harris and Sivaram Balasubramanian
  Description: Ethernet bridge with non-1588 boundary clock. Used for synchronizing remote chassis and distributed motion control. Network: 10/100BaseT. Will implement all of the functionality defined in 1588 except for best master clock algorithm & associated functionality. This is a hardware-assisted implementation with synchronization accuracies in 50-500 nanoseconds range.

- **GE Drives & Controls, Inc., Salem, VA**, Mark Shepard
  Description: An equipment demonstration will be presented using components from the GE SpeedTronic Mark-VIe Turbine Control System. A system controller, including a three-port boundary clock, and a thermocouple input node will be linked through a 100BaseT industrial Ethernet switched network. Both controller and node implement IEEE Std. 1588-2002 with hardware-assisted timestamps. Instrumentation to monitor the precision of time synchronization will be included.

- **Agilent Laboratories**, John C Eidson & Bruce Hamilton
  Description: Prototype implementations of an earlier version of IEEE-1588 to demonstrate the effects of local oscillator stability on synchronization accuracy. Hardware assist and 10BaseT network technology is used. Internal visibility is provided by a web interface.

Time synchronization in switched Ethernet

By
Øyvind Holmeide

oeyvind@ontimenet.com
**www.ontimenet.com**

OnTime
networks

Time synchronization in switched Ethernet

Traditional time synchronisation:

t_{pd}

t_{sw1}

t_{sw2}

t_{cl}

t_{sl}

time client

time server

OnTime
networks

Time synchronization in switched Ethernet

- **Time stamping at application layer**
- **Accuracy depends on**
  - **Jitter in Tx and Rx protocol stack**

SNTP/NTP/P1588 time server

GPS

Time server
T_2 T_3
T_4 T_0 T_1 Time client

TCP	UDP
IP	
MAC	
802.3	

SNTP/NTP/P1588 time client

UDP	TCP
IP	
	MAC
	802.3

OnTime
networks

Time synchronization in switched Ethernet

- **Time stamping at Ethernet driver level**
- **Accuracy depends on**
  - **Jitter in interrupt latency of Ethernet Rx ISR()**
  - **Jitter in Ethernet send HW**

SNTP/NTP/P1588 time server

Time server

SNTP/NTP/P1588 time client

T_0 Time client

UDP	TCP
IP	
UDP	TCP
IP	

GPS

TCP	UDP
IP	
MAC	low SW driver
802.3	

T_2 T_3
T_4 T_1

| SW driver | MAC |
| 802.3 | |

OnTime
networks

Time synchronization in switched Ethernet

- **Time stamping at Ethernet HW**
- **Accuracy depends on**
  - **GPS PPS rise time**
  - **Stability of local oscillator**

SNTP/NTP/P1588 time server

SNTP/NTP/P1588 time client

Time server

T_0 — Time client

TCP | UDP

UDP | TCP

IP

IP

GPS

MAC | low SW driver

SW driver | MAC

802.3 | HW timestamp

T_2 — T_3

T_4 — T_1 HW timestamp | 802.3

OnTime
networks

Time synchronization in switched Ethernet

How to achieve an accurate T3 time stamp in case SNTP/NTP is used as the time server protocol:

SNTP/NTP time server

Time server

TCP | UDP

IP

GPS

MAC | low SW driver

802.3 | HW timestamp

T_3

- **T3 is a future time that is generated by the switch CPU**
- **The SNTP/NTP reply packet is sent from the switch when actual time is equal to T3 which is found in the SNTP/NTP payload**
- **Deterministic transmission of the SNTP/NTP reply packet can be achieved by using:**
  - **Flow control (FDX - IEEE 802.3x)**
  - **Back pressure (HDX)**
  - **Transmission of a dummy packet**

OnTime
networks

Time synchronization in switched Ethernet

Delay through the Ethernet switch infrastructure depends on:

Probability Density Function

(T2-T1 (us))

Example on switch latency

- Store-and-forward
- Network load
- Packet size
- Flow control
- Drop link speed
- Priority queues

OnTime networks

# Time synchronization in switched Ethernet

Filtering based on:

- NTP filtering techniques

- Erasures
  - Detect and discard if time packets are extra delayed through switch queuing

OnTime networks

Time synchronization in switched Ethernet

Boundary clock implementation:

- **CPU**
  - Handles time sync application (SNTP/NTP/P1588)
  - Switch management
  - Serial NMEA protocol vs. GPS receiver
- **FPGA**
  - Local Clock generation based on PPS from GPS receiver
  - Time stamping of incoming and outgoing time packets on MII

OnTime
networks

Time synchronization in switched Ethernet

Boundary clock features:

- Time server/client implementation integrated in the Ethernet switch.

- Relevant time sync protocols:
  - SNTP, RFC2030
  - NTP, RFC1305
  - P1588, IEEE Std 1588™-2002

OnTime
networks

Time synchronization in switched Ethernet

Boundary clock features cont'd:

– Accuracy independent of network load, 0,1 PPM possible

– Forwarding of time sync packets only to switch CPU (P1588)

OnTime
networks

# Time synchronization in switched Ethernet

Boundary clock features cont'd:

– Individual port state
  - P1588: master, slave, etc
  - NTP/SNTP: server/client

– Time reference:
  - External GPS or
  - Local clock
  - Etc.

– Time synchronization protocol analyzer support

OnTime
networks

Time synchronization in switched Ethernet

Boundary clock implementation with time synchronization protocol analyzer support:

OnTime
netwarks

Time synchronization in switched Ethernet

- **Boundary clock with protocol analyzer support**
  - **All time sync packets (SNTP/NTP or P1588) sent and received on any port are sent to the PC for presentation**
- **PC with protocol analyzer support**
  - **Directly connected to the Boundary clock**
  - **Time sync packets are visualized**
  - **Detailed presentation of the time sync packet content**

OnTime
netwarks

Boundary Clock Implementation with Time Synchronization Protocol Analyzer

Kristin Holmeide and Øyvind Holmeide

Abstract— Variable latencies through the protocol stacks and the Ethernet switches will degrade the timing accuracy that can be achieved when time synchronization is performed via a switched Ethernet infrastructure. Time stamping of incoming and outgoing time packets shall preferably be done as low as possible in the protocol stacks. The Ethernet switch latency depends on the network load and the switch architecture. This problem can be solved if time synchronization properties are integrated in the Ethernet switches as well as in the Ethernet end nodes. This article describes the basic principles of a P1588 Boundary Clock and the well established internet SNTP/NTP protocol and how to implement these protocols on Ethernet switches in order to achieve a timing accuracy in the sub-microsecond (μs) range regardless of the network load. How a Boundary Clock implementation can be used as a time synchronization protocol analyzer is also described.

Index Terms—Time synchronization, switched Ethernet, SNTP/NTP, P1588, Time synchronization protocol analyzer.

I. TIME STAMPING OF TIME PACKETS

Timing accuracy depends on where the time stamping of incoming and outgoing time packets is performed. Time stamping can be performed at the application layer, Ethernet driver level (software) or at the Ethernet data link/physical layer (hardware).

A. Time stamping at application layer

Most time synchronization implementations perform all time stamping at the application layer, see Figure 1 for details. This means that the timing accuracy that can be achieved at the clients will suffer from the variable latency through the UDP/IP protocol stack. This latency depends on the UDP/IP implementation, platform load and the Real Time Operating System (RTOS) implementation. The impact of this jitter can be reduced by using the NTP or similar filtering techniques.

The timing accuracy that can be achieved at the time clients by performing time stamping at application layer will typically be in milliseconds range.


Figure 1, time stamping at application layer

The server adds both the receive time stamp of the time request, T_2, and the transmit time stamp of the time reply, T_3, in the time reply packets. The T_3 timestamp is put into the packet before the packet is sent.

B. Time stamping at the Ethernet driver

The timing accuracy can be significantly improved if the time stamping is performed at the Ethernet software driver level. The receive time stamps, i.e. T_2 and T_4, are performed in the Ethernet Interrupt Service Routine (ISR), while the transmit time stamps of the client, T_1, is performed in the Ethernet send routine of the Ethernet driver. The T_3 time stamp is somewhat more tricky, since this time stamp is already included in the reply packet that is generated in the application layer. How to achieve an accurate T_3 time stamp is further discussed in chapter II. This is relevant in case SNTP or NTP are used as time synchronization protocols.

It is possible to store the server clock when the time reply was sent from the server, T3, and send this time stamp in a second packet later. This is one of the main properties of the P1588 protocol. The time reply is referred to as a SYNC packet and the second packet is referred to as the FOLLOW_UP packet.

Transmit time stamping can be very accurate; while the corresponding receive time stamps may suffer from jitter in the interrupt latency. This jitter depends on the RTOS implementation and the platform load. An alternative software approach that can be used in order to overcome this problem is to implement an RTOS independent ISR that performs the time stamping of incoming time packets.


Figure 2, time stamping in Ethernet level

C. Time stamping at the Ethernet data link/physical layer

The latency through the protocol stacks can be removed if time stamping is performed in the data link/physical layer. The time stamping can be implemented in HW in the Ethernet controller, the PHY chip or in e.g. a separate FPGA that is interfacing the Media Independent Interface (MII) between the Ethernet controller and the Ethernet PHY chip. Time synchronization can be extremely accurate if time stamping is performed in HW. The accuracy at the time clients can be better than 1 PPM if this method is used and a direct wire is used between the server and the client. (Achieving an accurate T3 time stamp is also a

challenge when using this method, see chapter II for how this can be done.)

Figure 3, time stamping at Ethernet data link/physical layer

II. HOW TO ACHIEVE AN ACCURATE T3 TIME STAMP[1]

The SNTP time reply contains both the receive time stamp of the time request packet, T2, and the transmit time stamp, T3, of the time reply packet. Thus, actual time must be equal to T3, when the time reply packet hit the drop link. This means that the server must have deterministic access to the media. I.e. T3 is a future time when this time stamp is put into the time reply, and the packet will then be sent on a pre-determined point in time. The following implementations can be used:

1. The flow control feature of the Ethernet switch, ref. IEEE802.3x, can be used in case of full duplex connectivity in order to hold back the reply packet until absolute time is equal to the T3 time stamp given in the time reply payload. The time reply packet must be ready for transmission when the flow control is turned off.

2. The back pressure feature of the Ethernet switch can be used in case of half duplex connectivity in order to hold back the reply packet until absolute time is equal to the T3 time stamp given in the time reply payload. The time reply packet must be

---

[1] OnTime patent pending

ready for transmission when the back pressure signal (JAM patter) is turned off

3. Sending a dummy packet of a given length can be used for both half and full duplex connectivity drop links. The time reply packet must be sent immediately after the dummy packet (only minimum Inter Packet Gap (IPG) between the packets). The time reply packet is granted access to the media at a given time, T_3, by using this technique.

Note: the time reply packet may experience a collision in case of half duplex connectivity, and a re-transmission of this packet will then contain a wrong T_3 time stamp. This must be handled either at the server (i.e. abort re-transmissions of time reply packets) or at the client (the client generates an erasure in case a collision is detected prior to the reception of the time reply packet).

III. WHY IS SWITCH LATENCY A PROBLEM?

Figure 4 shows a traditional time synchronization implementation, where time packets are sent through a switched Ethernet infrastructure.


Figure 4, traditional time synchronization

The network latency depends on the network load, drop link speed, packets sizes, the switch architecture and the number of switches between the server and the client. The switch latency may vary from a few tens of microseconds up to several milliseconds.

Most new Ethernet switch designs are based on "store-and-forward" technology. This means that an Ethernet packet must be completely received on an input port before it is checked for bit errors (the switch calculates the Frame Check Sequence (FCS), and compares it with the FCS found at the end of the packet) and forwarded to the respective output port. Thus, the latency depends on the drop link speed and the packet sizes. E.g. an Ethernet packet of maximum Ethernet packet size (1522 bytes) received on a 10 Mbps drop link will be delayed by 1.2 milliseconds due to the "store-and-forward" mechanism. A corresponding 100 Mbps drop link represents a delay of 122 microseconds.

The packet may be further delayed if other packets are queued for transmission on the same output port. Protecting the time packets by using priority does not improve the situation, because the transmission of another packet may already be started when the high priority time packet enters the output port queue. Figure 5 shows an example of the Probability Density Function (PDF) of the switch latency taken from actual measurements in case other packets are sent to the same output port as the time packets. The measurement is based on 50% load on the receiving drop link. The PDF has a uniform distribution for all switch latency measurements where extra delay is introduced due to other packets.

Note: extra latency due to other traffic is also a problem in case the switch is based on "cut-through" packet forwarding.

The switch latency may also vary due to general switch load. I.e. packets sent and received on ports not used for time updates. Such an unwanted switch property is only relevant on old switch architectures.

Figure 5, example of switch latency measurements

Figure 6, Boundary clock implementation

The NTP filtering techniques can be used to reduce the impact of variable network latency. However, these filtering techniques are not optimized for typical latency density functions relevant on a LAN based on Ethernet switches. A better accuracy can be achieved if knowledge about general switch latency characteristics is utilized. Time updates performed in a LAN network, where there is one Ethernet switch on the path between the time client and the time server, will suffer from variable switch latency caused by the switch network load as earlier described. However, both the time client and the time server can verify if a received time packet is extra delayed through the switch, by another packet being sent from the switch. The extra delay is verified if the interval between this preceding packet and the time packet, is equal to the minimum Inter Packet Gap of Ethernet or close to this interval[2]. A convenient implementation of this erasure technique, in case the time synchronization implementation is based on a software time stamping of incoming time packets in the Ethernet ISR, is to generate this type of erasure if the time packet received is not the first received packet associated to the Ethernet receive interrupt.

IV. BOUNDARY CLOCK IMPLEMENTATION

A Boundary clock implementation is shown in Figure 6.

Incoming and outgoing time packets are time stamped in hardware at the Media Independent Interface (MII) between the switch core and the Ethernet PHY. Thus, an incoming time packet is time stamped before it is forwarded through the Ethernet switch core and an outgoing time packet is time stamped after the packet has been sent through the switch core. This means that variable latency through the switch core has no impact on the time synchronization accuracy. The time stamping is performed in an FPGA. The FPGA also generates the local clock of the Boundary clock implementation based on either an external Pulse Per Second (PPS) input from e.g. a GPS receiver, or only based on a local oscillator (e.g. the switch core oscillator). The drift and offset of the local oscillator is adjusted based on the PPS signal in case an external time base is used.

The CPU handles the time sync protocol, Boundary clock configuration via e.g. SNMP, serial interface versus an external clock source (if available) and the interface versus the FPGA. The NMEA protocol over RS232 or RS422 versus an external GPS is often relevant in order to have reference to absolute time. RS422 is the preferred interface for both serial data and the PPS signal in order to meet various installation requirements (distance between GPS receiver and Boundary clock). The most relevant time synchronization protocols are based on SNTP/NTP (RFC2030/RFC1305) or P1588 (IEEE Std 1588™-2002). These protocols are all based on UDP/IP.

An Ethernet network where all network elements are based on Boundary clock

---

[2] ABB patent pending

implementation should not forward time synchronization packets from one Ethernet port to another Ethernet port. Time synchronization packets received on a Boundary clock port should be forwarded to the Boundary clock CPU only in order to make sure that there is no network element on the path between the time client and the time server. This property is included in the P1588 standard, but not in the SNTP or NTP standards. However, a SNTP/NTP client might be able to verify the number of network hops (switches) between the client and a given server based on the stratum field of the SNTP/NTP reply from a SNTP/NTP server or based on the propagation delay between the client and the server. The stratum field and/or propagation delay measurement performed by the client are used in order to choose the best SNTP/NTP server alternative. I.e. preferably a SNTP/NTP Boundary clock implementation directly connected to the SNTP/NTP client. A network hop can be identified based on the store-and-forward delay introduced by the network element. Such a SNTP/NTP property ought to be implemented on a SNTP/NTP Boundary clock.

The ports of a Boundary clock may have different states. E.g. one port may act as a time client versus a better time server, while all the other ports act as time servers. This is a fundamental principle of the P1588 standard. In P1588 context this means that the time client port is in SLAVE state and the other ports on the Boundary clock are in MASTER state.

The Boundary clock accuracy in case an external time base is used, depends on the quality of the PPS signal from an external clock source (rise time of PPS and jitter between the PPS signals) and the jitter per second of the local oscillator. The latter degradation factor is often depending on temperature variation unless the local oscillator has a temperature compensation property. A quality parameter can be calculated based on the jitter per second of the local oscillator. This parameter can be calculated for a given time interval and associated to time updates performed within this time interval. This parameter is referred to as the clock variance in the P1588 standard. An accuracy in the order of 0,1 PPM is possible.

V. TIME SYNCHRONZATION PROTOCOL ANALYZER

A Boundary Clock implementation can also function as a time synchronization protocol analyzer together with a PC directly connected to Boundary Clock. The PC is running a program for configuration and visualization of time synchronization packets sent and received on any of the ports on the Boundary Clock. Both the P1588 and the SNTP/NTP protocols can be supported. Such a program for network capture and a Boundary clock with the capability of trapping and sending time synchronization packets to the connected PC, can be an excellent tool during the development of time synchronization support based on P1588 or SNTP/NTP of an Ethernet enabled end node.

The multicast client part of the network capture program connects to the corresponding multicast server of the Boundary Clock implementation via a pre-defined IP multicast socket address and port number. Multicast packets sent from the multicast client to the Boundary Clock are only forwarded to the Boundary Clock CPU. No knowledge about the Boundary Clock IP address is required since IP multicast communication is used between the PC and the Boundary Clock.

All P1588 or SNTP/NTP packets sent or received on any ports of the Boundary Clock including the port where the PC is running the network capture program, will be trapped on the Boundary Clock and sent to the PC via the established multicast socket.

The time synchronization packets are visualized per port in the same order as they appear in time on the Boundary Clock. The user can select any of the trapped time synchronization packets for a detailed packet view. A time synchronization packet is presented as shown in Figure 7.

Figure 7, visualization of a time synchronization packet

The whole packet and each field can also be presented in hex format representation. Tool tip text is associated to relevant fields of the time synchronization packet payload. The time stamps relevant for exact time synchronization can easily be extracted for e.g. the purpose of correct calibration and/or proper time synchronization on a P1588 or SNTP/NTP platform under development.

A P1588 or SNTP/NTP implementation can be compared versus the standard or other similar time synchronization implementations by using this tool. Interoperability problems related to time synchronization by using the P1588 or SNTP/NTP protocols can also be easily identified.

Time synchronization communication on all ports on the Boundary Clock can be inspected from the same tool, without any other network elements (i.e. hubs) on the drop links between the Boundary Clock and the time synchronization end nodes.

19

TU WIEN

Embedded *SynUTC* and IEEE 1588 Clock Synchronization for Industrial Ethernet

## 1st Workshop on IEEE-1588 Standard

ICT

Institute of
Computer Technology

Oregano Systems

Outline

- System Overview
- *SynUTC* Technology
- IEEE 1588
- Comparison
- Network Interface Card
- Ethernet Switch
- Future Work

System Overview

SynUTC Technology

- Adder based clock
- On-the-fly timestamping
- Interval based paradigm (pos/neg accuracies)
- Clock state and rate synchronization
- Non master-slave principle

- Covers synchronization algorithms
- Covers hardware implementation issues
- Strong mathematical background

SynUTC Adder Based Clock 1

APPLYTIME (96 Bit)   TIME (96 Bit)   AMORTIZATION WINDOW (96 Bit)

CLOCK (96 Bit)

STEP PURE PHASE — STEP AMORTIZATION PHASE

SHADOW TIME (96 Bit)   SHADOW STEP PURE PHASE (64 Bit)   64 BIT SHADOW STEP AMORTIZATION PHASE

SynUTC Adder Based Clock 2

IEEE 1588 + PSynUTC Adder Based Clock Register Layout

32bit seconds   32bit nanoseconds   32bit subnanoseconds   8bit ultra-fractional

TIME

STEPPU, STEPAM

AMORTTIME

APPLYTIME, IRTIME, TRIGTIMEn, PERIODTIMEr

EVENTTIME

SynUTC Adder Based Clock 3

Number of Pipeline Stages	FPGA1 (CMOS 0.18 μm) [MHz]	FPGA2 (CMOS 0.18 μm) [MHz]	ASIC (CMOS 0.35 μm) [MHz]
0	114	82	242
1	139	128	257
2	166	174	247
5	155	181	293
10	134	192	297
20	122	210	383
30	123	216	396
47	110	245	443

Institute of Computer Technology

7

SynUTC Adder Based Clock 4

- Core for 2 MACs approx. 40k gates
  (130 MHz @ 0.18 μm CMOS)

- NIC FPGA design in Altera Stratix 1S25F672
  (20k LEs for all cores @ 33/50 MHz)

- SAO FPGA design in Altera Stratix 1S25F672
  (4k LEs @ 50 MHz)

- Long adder can be easily pipelined

  - higher clock rates

  - Seamless FPGAs implementation

Institute of Computer Technology

8

Intervals and Continuous Amortization

SynUTC On-the-Fly Timestamping

Sync and delay packets shall contain:

RCV TS	RCV ACC+	RCV ACC-	DELTA TS

SND TS	SND ACC+	SND ACC-

- Small additional hardware
- Much easier for software

24

- Small networks
- Consuming small amount of resources
- Small administrative overhead
- Master-slave principle

- Automatic network partitioning
- PTP (Precision Time Protocol) clock definition
- BMC (Best Master Clock algorithm)

SynUTC vs. IEEE 1588

- Improved fault tolerance, due to its NON master-slave principle
- Clock accuracy information for all clocks (eases control loops, ...)
- On the fly packet timestamping
- Algorithms for state and rate synchronization of the clocks
- Support for external clock synchronization

Network Interface Card

SynUTC System Network Interface Card FPGA

Time Synchronization Core

Ethernet MAC Core
- IEEE 802.3 compatible

Standard Ethernet PHY

- Packet forwarding
- Send time stamping
- FCS update
TRANSMIT

- Packet forwarding
- Receive time stamping
- FCS update
RECEIVE

Adder Based Clock

96 Bit eventTS
96 Bit applicationTS
IEEE 1451 Interface

96 Bit accumulator
+
Increment
PLL

32 bit on-chip bus

32 bit PCI Core

stable Oscillator

Connection to the host CPU (PC104/+ system) running Linux OS

Easy integration in an Ethernet MAC IP Core

32 bit CPU Core
- uCLinux operating system
- IP/UDP stack
- IEEE 1588 PTP stack
- Clock synchronization algorithm

| RAM | ROM |

Institute of Computer Technology

13

Switch (Add-On)

Switch with SynUTC support

MAC Core

- Packet forwarding
- Delta time stamping
- FCS update
TX

- Packet forwarding
- Delta time stamping
- FCS update
RX   XFER1

Standard Ethernet PHY

MAC Core

- Packet forwarding
- Delta time stamping
- FCS update
TX

- Packet forwarding
- Delta time stamping
- FCS update
RX   XFER2

Standard Ethernet PHY

MAC Core

- Packet forwarding
- Delta time stamping
- FCS update
TX

- Packet forwarding
- Delta time stamping
- FCS update
RX   XFER3

Standard Ethernet PHY

MAC Core

- Packet forwarding
- Delta time stamping
- FCS update
TX

- Packet forwarding
- Delta time stamping
- FCS update
RX   XFER4

Standard Ethernet PHY

32 bit on-chip bus

32 bit CPU Core
- IP/UDP stack
- IEEE 1588 PTP stack
- Clock synchronization algorithm

| RAM | ROM |

stable Oscillator (10 MHz)

ABC

Institute of Computer Technology

14

26

# Ethernet PHY Evaluation 1

Jitter of 100.000 clock synchronization packets for
Fast Ethernet PHY's, 99m CAT-5 cable, 100Base-Tx Full Duplex Mode

Ethernet PHY Evalulation 2

Jitter of 100.000 clock synchronization packets for
Gigabit Ethernet PHY's, 99m CAT-5 cable, 100Base-Tx Full Duplex Mode

Ethernet PHY Evalualtion 3

Jitter of 100.000 clock synchronization packets for
Gigabit Ethernet PHY's, 99m CAT-5 cable, 1000Base-Tx Full Duplex Mode

Ongoing and Future Work

- Thorough evaluation and measurements of hardware IP and protocol stack with the PSynUTC/IEEE 1588 prototype system

- Integration in SoC embedded systems (REMPLI, ...)

- Close cooperation with IEEE 1588 committee (1st IEEE 1588 workshop, ...)

- Application to sensor networks

Clock Synchronization Constraints

- How to achieve 10 ns accuracy ?
- Overall accuracy π depends on

$$\pi = c_1\varepsilon + c_2 G + c_3 u + c_4 P\rho$$

- ε ... Transmission delay uncertainty
- G ... Local clock granularity
- u ... Rate synchronization uncertainty
  - Timing error due to discrete rate adjustment ($u=1/f_{osc}$)
- Pρ ... Clock drift during a re-synchronization period
  - P ... length of the re-synchronization period
  - ρ ... oscillator drift

Local Clock Granularity

- Compensated external crystal oscillator
  - TCXO, MXCO, OXCO
  - Limited frequency range: 1 MHz up to 10/20/100 MHz
- PLL to decrease granularity
  - On-Chip module x4, x8 ...
- Operating frequency of 96 bit accumulator
  - Pipe-lined architecture
  - > 200 MHz using state-of-the-art FPGA families
  - > 400 MHz using affordable CMOS-ASIC fabrication processes
- Generic adder based clock generator module
  - Different optimization criteria

# 10 Mbit/s Transmission Delay Uncertainty

$$\sigma \approx 300ns$$

# of packets (y-axis, values: 0, 5000, 10000, 15000, 20000)

Absolute Transmission Delay (x-axis, values: 8e-006, 8.1e-006, 8.2e-006, 8.3e-006, 8.4e-006)

Re-synchronization Mechanism

- Interval clocks instead of ordinary clocks
- Local clock values are adjusted
- Accuracy intervals are adjusted

$$\mathbf{C}(t) = \left[C(t) - \alpha^-(t), C(t) + \alpha^+(t) \right]$$

$C_p^{(k)}$ (0) $C_p^{(k+1)}$

node p's view

(1)   (2)   (3)   (4)

Round k

30

100 Mbit/s Transmission Delay Uncertainty

$\sigma < 300ps$

# of Packets

Absolute Transmission Delay

Institute of Computer Technology

23

PTP in redundant network structures

Topics

- Configurations
- Recovery
- Proposed enhancements
- Time Master Redundancy
- Secondary Master Handling
- Conclusion

Configurations

- A redundant system has at least two nodes that are connected by at least two different communication paths

- Ring structure as base for redundancy is the most common type of architecture

>> delays between 2 nodes are different ...PTP must know path

See path between 4 and 2 via 1 and via 7,8,5

32

configuration issues

- Circulating frames shall be avoided in switched networks
- Every ring node shall be something like a boundary clock

- As only one port shall be PTP slave in a Boundary Clock, the ring has to be broken up at some place

  Example: node 0 is master clock

Port is PTP Master

Blocked Link

Port is PTP Slave

Page 3   Ludwig Winkel, 2003-09-24

Error Recovery

- Assume a link error between node 1 and 2
- Blocked link will be opened and 1 will send time synch to 4
- The Boundary clocks 2,5,8,7 continue to send synch
- Timeout occurs at node 2 first, he will change the clock state
- 5, 8, 7,4 will follow after additional time outs (some messaging)
- Beginning from node 4 the ring will be resynchronized (7,8,5,2)

Page 4   Ludwig Winkel, 2003-09-24

Discussion of recovery

- Most actions will be executed sequentially
- This will lead to not acceptable delay
- Management messages may improve performance
  … but with a lot of sophisticated protocols
- **Blocking ports result in a poor recovery time**

Potential enhancements

- **Redundant path may improve accuracy if used**

Ludwig Winkel, 2003-09-24

Proposed enhancement in PTP

- **Use both paths (red and blue)**

- Use the switches that forward time with compensated delay instead of boundary clocks

- The follow up messages require a unique transaction identifier (stations that split messages shall produce two distinct transaction identifier in sync and follow up)

- Option: Average timing errors in each end node receiving from the same node on different paths

Ludwig Winkel, 2003-09-24

Time Master Redundancy

- Time Masters in stand by will produce
  the same effects as blocked ports
- Boundary clocks in switches will block a second master
- Resynchronization will lead to instable conditions
  (each control loop has to adopt to new drift parameters)
- All happens sequentially which makes change slow

- **Simultaneous adoption to new master clock required**
- **Same principles apply as shown before**

Ludwig Winkel, 2003-09-24

Secondary Master Handling

- Switch uses best master clock algorithm
- Only the best master clock will be forwarded
- Delay measurement will be done on any link and is
  available on both sides
  (otherwise a delay measurement cycle is needed)
- At time out of the current best master clock the switch that
  has both as sources will forward the messages from the
  second master clock
- The end nodes work as specified by IEEE 1588
  best master clock algorithm

Ludwig Winkel, 2003-09-24

Example: Node 0 and 4 are Master Clocks
0 is best Master Clock

- Error in Master Clock 0
- 1-5 detects timeout
- 5 will forward master clock 4
- Link 1-3 and 3-5 will forward in reverse direction
- Delay parameter are unchanged

Conclusion

- We propose to enhance IEEE 1588 for redundancy!
- The approach is in accordance with other requirements of a switched network for sub microsecond accuracy
- A technical proposal is under discussion within IEC SC65C REAL TIME Ethernet

A Solution for Fault-Tolerant IEEE-1588

Jeff Allan and Dr. Dongik Lee

Dependable Real-Time Systems Ltd, U.K.

Jeff.Allan@drts.co.uk

D R T S

www.drts.co.uk

Introducing DRTS Ltd

❑ Dependable architecture and solutions for safety critical distributed embedded systems:

- Dependable CAN on the basis of reliable and accurate global time reference

❑ This presentation outlines:

- A fault-tolerant clock synchronisation technique;
- Its application to IEEE1588

D R T S

www.drts.co.uk

Synchronisation Methods

❏ Hardware based
  - Nanoseconds precision, inflexible, expensive
❏ Hybrid approach
  - Microseconds precision, cost-effective
❏ Software based
  - Milliseconds precision, flexible, low cost

www.drts.co.uk

Synchronisation for Embedded Systems

❏ Common features of embedded system synchronisation
  - Low cost and Low overhead
  - Low bandwidth and computing resources
➔ Software approach with Master-Slave structure
❏ For safety-critical embedded applications
  - High precision (microseconds)
  - Fault-tolerance
➔ Multiple-master

www.drts.co.uk

Software-Based Algorithms

❑ Message latency causes the major problem with software-based approach

Synchronisation Message Latency

| Master | Timestamp | Queue | Arbitra-tion | Trans-mission |

Local Time

| Slave | | | Reception | Buffer | Timestamp |

Local Time

www.drts.co.uk

A Posteriori Technique (1)

❑ A software synchronisation method with microseconds precison for CAN network*

- To reduce the influence of message latency and jitter
- Master and slaves take timestamps at the end of messag transmission (or reception)

*Gergeleit & Streich (1994). "Implementing a distributed high-resolution real-time clock using the CAN bus", Proc. 1st iCC.

www.drts.co.uk

A Posteriori Technique (2)

❑ Clock skew ≈ 1bit time (e.g., 1μs at 1Mbps)

❑ Fault-tolerance?

Multi-Master Techniques

❑ A multi-master approach needs a complex voting mechanism

❑ Complexity and necessary bandwidth increases with the number of master clocks

➔ A DRTS solution to:

❑ Minimise voting complexity, bus load, and use of computing resources

❑ Maximise fault-tolerance and design flexibility.

DRTS Technique to Achieve Fault-Tolerance

❑ Classifying the clocks into three groups

Master Candidates Group (MCG) *Substitutes Group (SUB)*

Clock Node 1 | 2 | 3 | ⋯ m | m+1 | +2 | ⋯ m+n

Clock Node m+n+1 | +2 | +3 | +4 | ⋯ N

Slaves Group (SLV)

D R T S

Replacing Faulty Candidates

❑ Voting takes place only in MCG

❑ Clocks in SUB replace any faulty clocks in MCG

Substitutes Group

faulty

C_{Ns+3} C_4 C_3 C_2 C_1

C_{Ns+2} C_5 Master Candidates Group (MCG)

C_7 C_6

❑ The size of MCG: $N_m = 2f_m+1$ (or $3f_m+1$ to tolerate Byzantine faults)

❑ The size of SUB: $N_s = 2f_m$

❑ The level of fault-tolerance is mainly dependent on N_s
   ➔ The voting complexity is minimised

D R T S

Master Selection and Synchronisation

In this example:
- Size of MCG: $N_m=3$ (i.e. $f_m=1$) - Size of SUB: $N_s=2$
- C_2 is the best clock - C_1 is a new faulty clock

Synchronisation Messages (1)

❑ Start Message (m_{start})

- Fastest clock(s) starts a new synchronisation round: Starting clocks are not necessarily the best clock

❑ Timestamps (m_i) exchange within MCG clocks

Synchronisation Messages (2)

❑ Two successive Sync Messages (M^α, M^β):
- M^α for the list of MCG members
- M^β for the master clock timestamp
- In the next round, different clock can be selected as master
- Immediately detect a fault of 'selected master' and re-elect

❑ Acknowledgement Message (m_{ack}) by a substitute: *Accept* or *Reject* to be a new member of MCG

Analysis

❑ Synchronisation precision:
- Worst clock skew: $\delta = 4\rho R + \xi$

  Where, ρ= drift rate, R= resynchronisation period, ξ= reading error (including 1-bit time and interrupt processing)

❑ Number of messages for tolerating f_m faulty candidates in *a single synchronisation round*:
- $2f_m + 4 \leq n_{msg} \leq (n+2)f_m + 4$, $(n=1,2,...)$

  (e.g.) Bandwidth of CAN used for synchronisation (f_m=1; n=2; N_s=2; N_m=3): <0.1% at 1Mbps, <0.4% at 250Kbps

Experiments with CAN

❑ Steer-by-wire model system and demonstrator

www.drts.co.uk

Steer-By-Wire Demonstrator

X-View (Steering Wheel) — Node 9

4 Slave Clocks (Node 6 - Node 9)

Node 8 (87C591) Node 7 (C167CR) Node 6 (C167CR)

CAN Bus Network (Bus Speed: 250Kbit/sec)

Node 1 (C167CR) Node 2 (C167CR) Node 3 (C167CR) Node 4 (C167CR) Node 5 (C167CR)

Actuator 1 $G \pm D$ Actuator 2

2 Substitute Clocks (Node 4 & 5)

3 Master Candidate Clocks (Node 1 - 3) and 2 Actuators

www.drts.co.uk

Transitions of Clock Status

❑ Clock status changes when the clocks in MCG are reset by manually

Deviation between two actuator strokes with/without clock synchronisation (background bus load level 90%)

Control Performance


www.drts.co.uk

IEEE1588: An Ideal Platform for DRTS Synchronisation

	IEEE1588	DRTS Synchronisation
Network	Multicast	Multicast
Optimised for	Embedded systems	Embedded systems
Category	Hybrid	Software
Structure	Master-slave (Single master)	Master-slave (Multi master+voting)
Precision	Nanoseconds	Microseconds
To overcome message latency	Special hardware + *a posteriori* technique	*A posteriori* technique
Fault-tolerance	No	Yes

Ideal platform ⇔ Fault-tolerance

A Solution to Fault-Tolerant IEEE1588

Substitutes Group   *Slave Clocks Group*

DRTS S/W on Top of 1588 Clock	DRTS S/W on Top of 1588 Clock	DRTS S/W on Top of 1588 Clock
DRTS S/W on Top of 1588 Clock	DRTS S/W on Top of 1588 Clock	DRTS S/W on Top of 1588 Clock

Master Candidate Clocks Group

➔ Fault-tolerant time reference with nanoseconds precision without hardware modification or extra hardware

Improvements to DRTS Synchronisation

❑ DRTS synchronisation requires for CPU interrupt signals that are not always available.

❑ The IEEE1588 clocks with special hardware provides nanoseconds precision without CPU interrupts.

INT to CPU

| Master | Queue | Arbitra-tion | Transmission | Time-stamp |

INT to CPU

| Slave | | | Reception | Time-stamp |

| Master | Queue | Arbitra-tion | Time-stamp | Transmission |

| Slave | | | | Reception | Time-stamp |

D R T S

www.drts.co.uk

Multi-Subnet Systems and Heterogeneous Clocks (1)

❑ Synchronisation within each sub-net

❑ If entire network is initially synchronised, synchronised clocks within each sub-net also synchronise to the rest of sub-nets*.

❑ GPS receiver may be a member of MCG.

❑ Boundary clocks can be a grand master

➔ Clocks within each subnet remains synchronised in the presence of faults in boundary clocks, routers, repeaters, or GPS receivers.

* Olson & Shin (1994). "Fault-tolerant clock synchronization in large multicomputer systems", *IEEE Trans. Parallel and Distributed Systems*, Vol.5. No.9, pp.912-923.

D R T S

www.drts.co.uk

Multi-Subnet Systems and Heterogeneous Clocks (2)

Repeater/Switch

DRTS S/W + Non-1588 Clock

| DRTS + 1588 Clock | DRTS + 1588 Boundary Clock | Router/1588 Boundary Clock |

www.drts.co.uk

Summary and Conclusion (1)

❑ A unique clustering technique has been presented:

- *Software based technique*—Low cost, No need for additional hardware
- *Minimise voting process*—Simplicity and efficiency
- *Flexibility*—N_s and N_s can be chosen as design factors
- *Deterministic*—Achievable fault-tolerance and bandwidth used can be predicted

www.drts.co.uk

Summary and Conclusion (2)

❏ DRTS technique can provide fault-tolerance clock synchronisation with IEEE1588

- IEEE1588 provides ideal foundation for the DRTS approach
- Software technique→ No need for hardware modification

DRTS

A Solution for Fault-Tolerant IEEE 1588

Jeff Allan and Dongik Lee

Dependable Real Time Systems Limited
The Innovation Centre, 217 Portobello Road, Sheffield, S1 4DP, United Kingdom
Phone/Fax: +44-(0)114 223 2301
E-mail: jeff.allan@drts.co.uk
Website: www.drts.co.uk

A software-based fault-tolerant clock synchronisation technique is presented. The proposed algorithm aims at fault-tolerant clock synchronisation within a subnet involving any number of heterogeneous clocks with or without IEEE1588 clocks. The proposed algorithm is simple, and provides predictable and reliable time references in the presence of faults with grandmaster or network connections.

1. INTRODUCTION

Clock synchronization is a key factor for many industrial systems. For example, synchronised clocks are the fundamental requirement for embedded control systems, time-triggered communications, redundancy management, etc. The IEEE 1588 standard [1], or PTP (Precision Time Protocol), provides a precise clock synchronisation protocol for multicast networks. In contrast to NTP (Network Time Protocol), IEEE1588 aims at measurement and control applications and the protocol can provide system-wide synchronisation precision in the sub-microsecond range. However, the potential drawbacks of PTP are a lack of capability to tolerate faulty master clocks and a selection mechanism that is probably too complicated (and expensive) to be used in low-cost embedded applications.

This paper presents a software-based master selection mechanism that will tolerate faulty master clocks, and also maintain synchronisation in any IEEE1588 subnet, low-cost or otherwise. The proposed algorithm was originally developed for CAN (Controller Area Network), which is also a multicast network. The proposed algorithm deterministically guarantees an upper-bound for the clock skew and the message overhead.

2. IEEE-1588 FOR LOW-COST EMBEDDED SYSTEMS

DRTS Ltd has been developing dependable architecture and solutions for safety-critical embedded systems such as "x-by-wire" applications for vehicles. The fundamental requirement for a dependable distributed architecture is a precision system-wide time reference. From the point of view of synchronisation precision, the IEEE1588 standard may provide an ideal platform for establishing dependable systems architecture. However, for low-cost embedded systems including safety-critical applications, there are several potential drawbacks:

- The mechanism for selecting the master clock is complex and represents "overkill" for use in low-level embedded applications;

- The behaviour of faulty clocks is assumed as "fail-silent"—that is, a new master will be selected when the current master does not send a "sync" message in time. However, if the current master is faulty, so that it gets faster, this scenario may not be detected by other clocks, and the healthy slave clocks may claim themselves faulty; and also,

- The desired number of IEEE1588 clocks with the stratum number 1 or 2 (i.e., GPS

receivers or atomic clocks) may not be available.

For example, considering an IEEE1588 "x-by-wire" implementation typifying a low-cost embedded application, a single GPS receiver would be available, and the rest of nodes in the system would be likely to have lower quality clocks. Most likely, many of the nodes would not have IEEE1588 clocks. In this scenario, the PTP "best master clock" algorithm would be unable to tolerate a faulty master. In addition, because the standard allows only a single path to each subnet, a system could be left without synchronisation resulting in loss of messages or a disconnected communication.

3. THE "A POSTERIORI" TECHNIQUE FOR CAN

The communication network on which the DRTS approach is based is standard CAN. The precision that a software-based synchronisation method can achieve is limited by message latency and jitter. The result would be a typical precision in the order of a few milliseconds.

Figure 1. Clock synchronisation based on the "a posteriori" technique.

To overcome the message latency problem, Gergeleit and Streich [2] proposed a clock synchronisation technique based on "a posteriori" technique (see figure 1). A clock in the system is designated as the master, which periodically broadcasts a synchronisation message that provides a reference time value. In this method, timestamps are taken right after a message is delivered, rather than before broadcasting the message. In the synchronisation round k, the master broadcasts a synchronisation message m^k which contains its timestamp taken at T_m^{k-1} when the previous synchronisation message m^{k-1} was delivered to the slaves. Every slave in the system simultaneously receives this message at T_s^k, and takes a timestamp right after the reception. Each slave clock then calculates a correction term using the difference between the timestamps T_s^{k-1} and T_m^{k-1}. The key advantage is the high precision that does not depend on message latency. This approach can achieve the synchronisation precision up to 1 microsecond. However, the lack of capability to tolerate a faulty master is the major concern.

4. FAULT-TOLERANT CLOCK SYNCHRONISATION FOR CAN

DRTS has developed a unique mechanism to provide the "a posteriori" technique with fault-tolerance capability. This section describes the fault-tolerant clock synchronisation algorithm for CAN. The application of this technique to any broadcast networks having IEEE1588 clocks will be discussed in section 5.

The key feature of the proposed algorithm it the use of dynamic voting within a set of master candidate clocks. The novelty and value of the method lies in the use of two groups of master candidates—'Master Candidates Group' (MCG) and 'Substitutes Group' (SUB). By classifying the candidate clocks into two groups, the complexity and bus traffic of the voting mechanism can be drastically reduced.

4.1. Subsets of Clocks in the System

The major drawback with a multiple-master technique is the need for a master selection mechanism. Selection algorithms are usually complicated and introduce extra load on the system in terms of bus traffic and processing time. The number of messages required for the selection mechanism increases with the

size of the multiple-master cluster. The larger size of the multiple-master also leads to the higher complexity in the selection mechanism, which is not desirable.


Figure 2. Subsets of clocks in the system.

In this paper, to overcome these problems, all clocks in the system are divided into three subsets (figure 2). At each synchronisation round, only clocks in the MCG take part in voting for a master. Clocks in the SUB group do not take part in the voting process, and are only for replacing faulty members of the MCG. The rest of the clocks in the system are considered to be slaves (SLV).

Figure 3. Replacement of a faulty candidate clock.

An example given in figure 3 explains how the MCG and the substitutes group work in order to update the MCG. Each node of the MCG examines its clock value by comparing with the current master clock time. When a clock in the MCG is found to be faulty, a non-faulty clock in the SUB group becomes a new member of the MCG. In figure 3, for example, the faulty candidate C_3 is replaced

with C_4. Clock C_3 takes the place of C_4, rather than being removed from the system. The number of clocks for each group can be chosen by the system designer to achieve the desired level of fault-tolerance. The size of MCG to tolerate f_m faults is given by

$$N_m = 2f_m + 1 \qquad (1)$$

If Byzantine faults are assumed, the size of MCG group is given by $N_m = 3f_m + 1$. Note that f_m denotes the maximum number of *new* faulty clocks of the MCG that can arise in a *single* resynchronisation round. Thus, the complexity of the selection mechanism is not directly proportional to the total number of faulty clocks assumed in the system. On the other hand, the size of the substitutes group, N_s, depends on the total number of faulty clocks (f) to be tolerated in the system. It seems useful to choose N_s as a multiple of f_m, to achieve η-modular set of redundant clocks to substitute for faulty master candidates; that is,

$$N_s = \eta f_m, \quad \eta = 0,1,2,... \qquad (2)$$

The minimum size of SUB group is zero in the case that no clocks are designated to the SUB group. Since $f_m \ll f$, the proposed algorithm can achieve a desirable degree of fault-tolerance using a simple voting mechanism and a lower number of message exchanges.

4.2. State Diagram Model for the Algorithm

The state diagram in figure 4 is used to describe how the proposed synchronisation algorithm works. Circles and arrows represent states and transitions, respectively. In the resynchronisation process, clocks in the system can be in one of the states shown. Transitions from one state to another are triggered either on the reception of a message or by the expiration of a deadline. Conditions for the state transitions are shown on the upper part of the labels. The lower part of the label shows the content of message, which is

sent at the time of the corresponding transition. A null label represents the condition that no message is sent or received.

RESYNC_DETECTION: The synchronisation round k begins when any clock in the MCG reaches to kR on its logical clock, where R is the resynchronisation interval. In practice, the fastest clock, or even a faulty clock, in the MCG will reach a new synchronisation round at first, and will generate a start message.

MCG_TIMESTAMPS_EXCHANGE: This state is triggered on the reception of a start message. Each clock in the MCG takes its timestamp based on the "*a posteriori*" technique. Each candidate clock then broadcasts its timestamp to the other clocks, and also waits for messages from other candidate clocks. Either when all the timestamps are received, or when the deadline for the message exchanges is expired, each clock transits to the next state for selecting a master.

Figure 4. State diagram model of the proposed algorithm.

SELECTING_MASTER: Each master candidate clock has a set of timestamps representing other candidates' clock values, as well as its own timestamp. Clock values of the nodes that failed to send their timestamps by the deadline are replaced with zeros. By applying the fault-tolerant midpoint function the clock which has the median value is selected as the master of the corresponding synchronisation round. On the other hand, clocks whose time differences with the median value are bigger than a threshold D will be considered as faulty.

GENERATING_SYNC_MSG_α: In this state, the selected master clock sends a synchronisation message, M^α. The content of this message is a set of identification numbers corresponding to the substitutes, with which the faulty candidates in the MCG identified at the selection process will be replaced. An empty message represents that all the current candidate clocks are non-faulty, so that updating the MCG will not take place.

GENERATING_SYNC_MSG_β: The first synchronisation message M^β is immediately followed by another message, M^β, which is sent by the master too. This message contains the timestamp taken by the master when the first synchronisation message was delivered to all the non-faulty clocks in the system.

SELECTING_NEW_MASTER: This state is reached when any of the deadlines for sending the synchronisation messages has expired. In this state a new master clock is selected. After replacing the clock value of the faulty master with zero, the same selection function is applied.

CLOCK_CORRECTION: All clocks in the system except the master calculate their correction terms corresponding to the differences from the master's clock value which is delivered in the follow up message M^β. Each clock then adjusts its logical clock with the correction term to remove the clock error.

ACKNOWLEDGEMENT: If any clocks in the MCG were identified as faulty through the master selection mechanisms, it is then necessary to replace them with the clocks in the SUB group. Clocks designated in the first

synchronisation message M^α as new candidates for the master have to acknowledge their clock status by saying "accept" or "refuse". No reply automatically indicates the refuse. Each substitute clock designated as a new candidate evaluates its own status by applying a threshold D to the clock error calculated by the clock correction function. If a designated substitute refuses to be a candidate clock, the next clock is automatically assumed to be a candidate and has to send its acknowledgement message.

UPDATING_MCG: This state is to wait until all the faulty clocks in the MCG are substituted.

MCG_READY: The k-th synchronisation round ends when all of the master candidates are confirmed to be non-faulty.

4.3. Master Clock Selection

Figure 5 shows the entire steps for the suggested algorithm. It is assumed that at most f_m=1 new faulty clock can be found in the MCG in a single synchronisation round, and thus three clocks (C_1, C_2 and C_3) for the MCG are needed. In this example clocks C_2 and C_1 are assumed to be the best and the faulty, respectively. Arrows represent a broadcast of message with unknown latency.

Selecting a master is performed in the first two steps of figure 5. The selection function (F) is based on the timestamps (T_1, T_2, T_3) taken by each candidate clock on the arrival of a start message (m_{start}). As soon as a timestamp has been taken, each candidate, including the sender of start message, broadcasts a time message that contains its timestamp, and then waits for other candidate's time messages.

Figure 5. A timing diagram model of the synchronisation algorithm.

Since CAN is a multicast network, all the correct candidates will obtain an identical set of timestamps, and thus, will vote for a common clock as the master.

In addition to the selection of a master, the selection mechanism also identifies any faulty clocks in the MCG. Any candidates whose time differences with the median value are larger than a predefined threshold will be considered faulty. The faulty clocks abandon themselves as candidates for a master and move to the SUB group, whilst the selected master builds a list of new candidates for the following synchronisation round.

A key advantage with the proposed voting mechanism is its robustness. Since all the timestamps needed for voting are taken at once, any delays (or even missing deadlines) in sending them do not lead to synchronisation failure. On the start messages, the fastest clock in the MCG may broadcast a "start" message. However, the selection mechanism still gives a correct result even though the resynchronisation round starts earlier due to the fastest clock (or a faulty clock in the worse case), since the selection algorithm relies on the fact that a start message has arrived rather than the time when it was generated.

4.4. Clock Correction

Except for the selected master, all clocks in the system synchronise to the master clock. Step3 and step4 in figure 5 are related to the clock correction mechanism.

4.5. Substitution of Faulty Candidates

Each synchronisation round ends by updating the MCG with a set of non-faulty clocks (step5). The key to this process is the acknowledgement messages sent by the substitutes. Only the substitutes requested by the current master send the acknowledgement messages containing binary information, i.e., "accept" or "refuse" depending on the sender's clock status. x 4.6. Analysis

It is not feasible to describe in this paper the details of analysis on the achievable synchronisation precision and the number of messages. To summarise, the worst case synchronisation skew between any two clocks is given by:

$$\delta = 4\rho R + \xi \qquad (3)$$

where, ρ, R, and ξ denote drift rate, resynchronisation period, and reading error, respectively. To tolerate f_m faulty candidates in a single synchronisation round, the total number of messages for the synchronisation algorithm is given by:

$$2f_m + 4 \leq n_{msg} \leq (\eta + 2)f_m + 4 \qquad (4)$$

where, η=0,1,2,...is a parameter to be selected by the system designer according to the desired degree of fault-tolerance.

5. APPLICATION TO IEEE-1588

The application of the proposed synchronisation method to a networked system involving any number of IEEE1588 clocks is straightforward, because the proposed method:

- is developed for a multicast network;
- has a master-slave structure;
- does not require any assumptions by the clocks;
- use the "a posteriori" technique which can be easily replaced with the method used in the PTP (i.e., "sync" and "follow-up" messages); and
- is a software-based method;

A likely network configuration for typical embedded applications is shown in figure 6. Some subnets may contain 1588 clocks, and others may not.

Figure 6. Synchronisation for a system with heterogeneous networks and clocks.

If the subnet contains any 1588 clocks, they can be considered as the member of MCG or SUB. By giving the 1588 clocks highest priority (i.e., the preferred master), the subnet will be synchronised to the external time sources or grandmaster as long as the 1588 clocks remain correct. In the presence of any faults with either the 1588 clocks, grandmaster clock, or the network connection, the DRTS synchronisation algorithm can still keep the subnet remain synchronised.

6. CONCLUDING REMARKS

This paper presented a deterministic and fault-tolerant clock synchronisation algorithm for low-cost embedded applications involving a limited number of 1588 clocks. The key advantage of this algorithm is the fault-tolerance achieved by a clustering and voting mechanism that is flexible and deterministic, but simple. The proposed method can easily be implemented within subnets involving any number of clocks with various accuracy and types including 1588 clocks.

REFERENCES

[1] IEEE-1588 (2002). "Standard for a precision clock synchronization protocol for networked measurement and control systems", http://ieee1588.nist.gov/, November 2002.

[2] Gergeleit, M. & Streich, H. "Implementing a distributed high-resolution real-time clock using the CAN bus", *Proc. 1st iCC, 1994*.

PTP in switched networks

Topics

- Switch architectural issues
- Discussion of sources of synchronisation errors
- Adjustment of time in an PTP client
- Discussion of required update frequencies
- Influence of cascading
- Proposed enhancements

9/29/2003   1   Müller/Weber

Switch architectural issues

- Switches forward Ethernet frames based on address tables learned on source addresses while forwarding
- Switches have storage capabilities to buffer frames in case of a congestion
- The delay of switches is not fixed but will change with
  - The load of the switch on a particular send port
  - The time to find a destination address in the address table
  - Other delays due to switch internal issues may occur
- Even in case of highest priority frames a delay of a full size frame (approx. 125 µs at 100 Mb/s) can occur
  (switching according to IEEE 802.1D assumed – preemptive strategies can improve this but has some other side effects)

9/29/2003   2   Müller/Weber

Switch effects to time synchronization

- Switches will produce asymmetric delays
  as frames will delay time messages

Additional Delays at Delay measurement

- Trying to filter delayed frames will lead to unpredictable results

9/29/2003   3   Müller/Weber

Discussion of sources of synchronisation errors

- 3 types can be identified
  - Jitter: random change of clock signals
  - Delay: time offset between two clocks
  - Drift: deviation due to frequency shifts of local clocks
- Jitters can be adopted by filtering (if it is of statistic nature)
- Delays are caused by non symmetrical paths between clock receiver and clock sender (this are a few ns at physical level but may be 100 μs or more in case of non-preemptive switches)
- Drifts can be measured at start up as a difference of the difference of a pair of local time and received time
- Drift will change with aging (very slow) and temperature change
  (moderate with a deviation of 1 PPM per degree of Kelvin)

9/29/2003   4   Müller/Weber

Drift compensation issues

- Drifts may occur at a cyclic base
- The cycle time is not correlated to the drift change
- Filtering will not be adequate as frequency is not fixed
- A control loop with PI should be used to solve this issue (Cycle = Cycle of control loop)

Remote Time → (—) Err → [SyncInterval = SyncInterval + P*Err + I*Σ Err_k] → Local Time

- The following parameter set will produce acceptable results
    - P   0,75
    - I   0,25

Müller/Weber

Example(1) : Synchronisation of a pair of nodes

- Error-Phase of Sender is reverse to Error-Phase of Receiver

=> Error of Clock Receiver (relative Value)

=> Error of Clock Sender (absolute Value)

- Error Frequency of approx 20 cycles, Error of 1 unit
=> even in that case the Error is about 1,2

=> Error below 1,2

Müller/Weber

Example(2): Synchronisation of a pair of nodes

- Error Frequency of 10 SyncIntervals, Error of +/-1 unit
  (at sender and receiver)
  => results in an error of approx. 1,6 units

- Error Frequency of 2 SyncIntervals, Error of 1 unit
  => results in an error of approx. 1,8 units

Discussion: update frequencies

- In case of a control loop cycle of 1 s:
  a cyclic temperature change of 1 degree within 10s
  => results in an error of approx. 1,2 Microseconds
  …..see Diagram of Example(1)
- IEC 60068-2-14 requires temperature changes of
  1 degree K in 20s and this is not the only cause of error
- According to Example(2) a higher Error may occur in case
  of higher frequencies
- Errors due to jitter (or filters) may be added
- **Consider to use shorter clock synchronization cycles**
- **1/2, 1/4, 1/8, 1/16, 1/32 seconds shall be used**

Influence of cascading

- As switches have an unacceptable jitter
  there should be a something like a border clock
  in every switch
- The number of switches between two nodes determines the
  degree of cascading of clock control loops
- Example: 3 Switches between Source and Destination

Time Master	→	Switch-Control-Loop 1	→	Switch-Control-Loop 2	→	Switch-Control-Loop 3	→	TimeSlave Control-Loop 4

Müller/Weber

Discussion: Cascading

- Cascading is a risk in control loop design
- In small configurations, the system may work
- The larger the system the higher the risk of instability
- The problem is, that errors will be accumulated
- But the control loop cannot follow an error signal quickly

- **A restricted set of control loop parameter may help but
  at the end the system will not be able to follow a drift
  change.**

Müller/Weber

Cascading Example(1) : 3 Switches in a row

- All 5 clocks have a drift change to +/-1
  (frequency of 10 SyncIntervals)

- The short Term drift is more than 8 times higher as the drift of a master-slave configuration

Müller/Weber

Cascading(2): with more Switches

- Same Situation witch 5 Switches
  => error must be below 0.1 PPM in 10s

- Same Situation witch 10 Switches
  => no chance to handle this case with an error of 1 μs

Müller/Weber

Proposed enhancement in PTP

- Introduce a new type of intermediate clock
  bypass clock

- The Delay within a switch will be forwarded as extra parameter
- Only nodes requiring time will run a control loop
- Switches may maintain a clock but its local time is not used in the time forwarding process
- No additional hardware requirement ("just protocol")
- **The design of the control loop in that way is much simpler and more robust**

Principles of operation

$$\text{Delay}_{A \to S} = \text{Delay}_{S \to A} \qquad \text{Delay}_{S \to B} = \text{Delay}_{B \to S}$$

Switch S

Output-Queue

PTP Node A

Output-Queue

PTP Node B

Data Source

Delay between receipt and send as new parameter

Protocol considerations

- The protocol is close to link layer and shall be treated as link layer protocol
- This protocol is should be restricted to a single link between switches and between switch and his adjacent DTE
- IEEE 802.1D reserved addresses that may help to resolve compatibility problems with non bypass switches:

Frames containing any of the group MAC Addresses specified in Table 7-9 in their destination address field shall not be relayed by the Bridge. They shall be configured in the Permanent Database. Management shall not provide the capability to modify or remove these entries from the Permanent or the Filtering Databases. These group MAC Addresses are reserved for assignment to standard protocols, according to the criteria for such assignments (Clause 5.5 of ISO/IEC TR 11802-2).

9/29/2003　15

Müller/Weber

Impact of Switch Cascading on Time Accuracy
By Prof. Thomas Müller and Karl Weber

Switches are the bases for modern Ethernet technology. Switches allow running networks with several hundreds of nodes without configuration overhead and little delays. Hubs limit the number of nodes for reasonable performance and routers add additional delay and limit the protocols being used.

To use switches needs special attention for Time Synchronization, because the general paradigm of symmetrical delay does not hold. Figure 1 shows the impact of other ports on forwarding PTP frames. Node C will add delay by filling the output queue to PTP Node B. Bridges are non-preemptive according to the Standard IEEE 802.1D. If Node A is PTP Master the additional delay on a delay response message to Node B will result in an error (Node B assumes a higher delay and the local time will be ahead).

There are some ways to reduce the effect of delays; one is priority tagging according to IEEE 802.1Q(give PTP frames higher priority than other frames). But this can produce a delay of 122µs in case of 100 Mb/s Ethernet for frames with highest priority per switch. The cascading of switches depends upon the application. Office applications will minimize the number of switches by using stackable switches with dozens of ports. Industrial environment need systems with flexible configurations and small switches to fit into a small cabinets. Wiring follows cabling channels that lead to a structure of a line with some trunks. Thus, an industrial control system may have tens or even up to hundreds of switches cascaded.

Figure 1: delay measurement with delay in one path

As local delays are not fixed, switches have to be somewhat like a boundary clock. But this requires a time adjustment in any switch.

The sources of time errors have to be determined to discuss this adjustment. Three types can be identified:

•Jitter: random change of clock signals

•Delay: time offset between two clocks
•Drift: deviation due to frequency shifts of clocks
Jitter can be compensated by filtering (but this will additional delays to the control loop).

Delays at the transmission channels are fixed and several hundreds of nanoseconds for maximum extension of a point-to-point network. They can be compensated if they are symmetrical. As Transceiver/Receiver may not be symmetrical a correction value has to be added. The same applies for non-symmetrical cables (allowed delay skew 50 ns for 100 m according to ISO/IEC 11801). A value of 30-50 ns should be a base to estimate delays between two adjacent nodes. This is an absolute error, which cannot be compensated.

Drifts are mainly caused by deviation of the frequencies of the clock sender from the frequency of the clock receiver. They are mainly caused by temperature and ageing. As temperature change may occur in various kinds they should be compensated by a control loop. Each PTP slave has to have such kind of loop. The loop design is beyond the scope of PTP. But their design determines the quality of time synchronization and should be fixed for boundary clocks. It is of less importance for end nodes, which have no networking purpose.

Figure 2 shows the outline of a control loop. A PI-Loop is the most popular and robust design method for control loops with unknown behavior. The I-Factor should be about 1 Quarter of the P-Factor and the P-Factor should be less than 1 to avoid instable conditions.

As control loops should be able to be cascaded, a P of 1 and an I of 0.25 seemed to be appropriate. This parameter are an example to show the effects of cascading.

Remote Time $\longrightarrow$ $\ominus$ $\overset{\text{Err}}{\longrightarrow}$ $\boxed{\begin{array}{l} \text{SyncInterval} = \\ \\ \text{SyncInterval} \\ + P*\text{Err} + I*\Sigma\ \text{Err}_k \end{array}}$ $\longrightarrow$ Local Time

Figure 2: control loop design

Time errors are accumulated i.e. a relative time error of one unit will result in an absolute error of one in the first cycle, two in the second cycle, three in the third cycle and so on.

Note 1 the calculation was done with relative values which can be obtained by multiplying it with a time value.
Note 2 the absolute cycle time is of no importance – the maximum change and the value of an error signal have a correlation to the worst case diagram.

Figure 3 presents the basic configuration, with 2 nodes. The blue function represents the error of the PTP Master in correlation to absolute time. The purple function is the relative error of a PTP Slave. This diagram shows error changes as cyclic function which may occur in areas with regulated temperature. Other waveforms are tested with similar results.

Figure 3 shows an absolute error of about 3 if the error cycle is about 20 Sync Intervals. The absolute error is of less importance but it will lead to time deviations. The numbers are selected because a temperature change of 1 Degree Kelvin will occur within 20s in the IEC 60068-2-14. So this figure represents a time synchronisation interval of 4s without statistical filters and about 1s with filters averaging the last 8 values.
tests. The selection of this parameter does not affect the general result. A longer cycle will reduce the absolute error at the same amplitude if the error slope is in the same range.

Figure 4 and 5 shows results for a error cycle of 20 Sync Intervals and 10 Sync Intervals with the same error maximum value. The resulting error in the Figure 5 is 1.8 times which is caused by the higher slope.

Figure 6 show the result of an error cycle of 40 Sync Intervals which is smaller because of the reduced slope.

It might be difficult to have a sub microsecond accuracy with standard clocks even in the case of no boundary clocks between because the error due to temperature drift is even higher as the requested mikrosecond.

In case of a Sync Interval of 4 s (or filtered with a Sync Interval of 1s) and cyclic temperature change of 1 degree within 20s will results in an error of approximately 1.7 Microseconds.

A shorter cycle time will improve the situation. The negative powers of 2 may be used without changing protocol formats.

Figure 3: Absolute error and relative error at receiver

Figure 4: Error between sender and receiver(Error cycle = 20 SyncIntervals)

Figure 5: Error between sender and receiver(Error cycle = 10 SyncIntervals)

Figure 6: Error between sender and receiver(Error cycle = 40 SyncIntervals)

As switches have an unacceptable jitter there should be a something like a border clock in every switch. The number of switches between two nodes determines the degree of cascading of clock control loops. If there are 5 Switches between PTP master and PTP slave the number of cascaded control loops is 6. Figures 7,8 and 9 shows that the growth of the error is non linear. Therefore the cascading may work for configurations of 3 to 5 Switches but may be completely inacceptable when the number of switches is 10 or even higher. Even in case of small drifts in the area of less than 1 PPM over 20 Synch Intervals the result would be an error in the 50 microseconds range.

Figure 6: Error between sender and receiver(with 3 Switches in between)

Figure 7: Error between sender and receiver(with 5 Switches in between)

Figure 7: Error between sender and receiver(with 10 Switches in between)

The main cause of the problem is the control loop in the switches. The need to do this is because of the dynamic internal delay of the switches. PTP itself should have all means to measure this internal delay (= time outgoing – time incoming of the sync frame). The problem could be solved by in a system that sends the delays in the frames. If switches will do this a very simple solution of this

problem can be found. Control loop design for switches may be much simpler. There is additional jitter due to cascading, but as it is of statistical nature it can be managed by filters easily. Switches with no need for synchronized time may not run a control loop.

There are a few additional thoughts how to handle PTP in a protocol architecture:

- The protocol is close to link layer and shall be treated as link layer protocol
- This protocol is should be restricted to a single link between switches and between switch and his adjacent DTE
- IEEE 802.1D reserved addresses that may help to resolve compatibility problems with non bypass switches:

IEEE 1588 and Network Devices

Hirschmann Electronics GmbH & Co. KG
Automation and Network Solutions
Dirk S. Mohl

Part I: IEEE 1588 - SW Implementation and Design Results

- System Architecture
- Software Architecture
- Protocol Simulation
- Ideas for Improvements of Precision of Software Stack
- Software for Linux, Windows and VxWorks

System Architecture of IEEE 1588 Implementation


```
                    ┌─────────────────────────────────────────┐
                    │ Synchronisation Element                 │
                    │  ┌────────────────────────────────────┐ │
                    │  │         IEEE1588                   │ │
                    │  │   Precision Time Protocol          │ │
                    │  │ ┌────────┐ ┌────────┐ ┌────────┐   │ │
                    │  │ │ Port   │ │TimeStamp│ │ Clock  │   │ │
                    │  │ │Interface│ │Interface│ │Interface│  │ │
```

Port Interface   TimeStamp Interface   Clock Interface

IEEE 1588 SW-Module   TimeStamp Driver   Clock Driver

Network Driver   Sync & Delay_Req sending and receipt time   Set/Get time

MAC   MD   HW Realtime Clock

MII   IEEE 1588 HW-Module

PHY   PHY   Timestamp-Unit

TX   Port

RX

necessary if no MII- interface available

MD – Message Detector for *Sync* and *Delay_Request* packets

Software Architecture IEEE 1588

Main Goal: Operating System Independent Design

- ## OS independent Protocol Stack
  (IEEE1588 Implementation)

- ## OS Abstraction Layer
  (Clock Interface, Timestamp Interface, Port Interface (Packets))

- ## OS dependent
  (Tasks, Timer, Semaphors, Sockets)

- ## OS and Hardware dependent
  (Network Driver, Clock Driver, Timestamp Driver)

Basic Software Architecture

Linux Software Architecture

IEEE 1588 Protocol Software Architecture (Ordinary Clock)

IEEE 1588 Protocol Simulation

1588 Implementation in C Code

Running in the network simulator "*cnet*"

Protocol Verification for

- Point - to - Point Traffic
- Boundary Clocks
- Best Master Clock Algorithm
- Management Protocol

Network simulator cnet is available at http://www.cs.uwa.edu.au/cnet/

Improvements of Software Stack

First Step
- Using UDP sockets / Winsock
- High task priority for PTP
- Manual drift / rate compensation for high precision counter

=> Jitter typical +/- 10 .. 100 μs

Second Step
- Algorithm for throwing away sync packets which are too late
- same for delay request packets
- Automatic drift / rate compensation

=> Jitter typical +/- 5 μs

Third Step
- optimized ISR: Software Timestamp for TX and RX packets: basics research done by ZHW

=> Jitter expected +/- 1μs

Assumption: no high Network traffic, no high CPU load (e. g. no Bus Master DMA

Software Library Concept

source	
lib	libraries
linux	Linux Interface Impl.
cnet	Cnet Simulation
VxWorks	VxWorks Interface Impl.
ptp	OS independent
bc	Boundary Clock specific
oc	Ordinary Clock specific
windows	Windows Interface Impl.
ptptest	PTP Test Program
misc	Modules for Windows and Linux

Directory structure

- Linux Boundary Clock: Code from directories *ptp, bc, misc* und *linux.*
- Linux Ordinary Clock: Code from directories *ptp, oc, misc* und *linux.*
- Windows Boundary Clock: Code from directories *ptp, bc, misc* und *windows.*
- Windows Ordinary Clock: Code from directories *ptp, oc, misc* und *windows.*

IEEE 1588 Linux and Windows Implementation

Master Clock   **Slave Clock**

Offset

Offset correction by
drift / rate control

System Clock of Windows
(approx. 1µs)

```
Eingabeaufforderung - ptp_win
Port 1   State: PTP_SLAVE
<Offset>-15000</Offset>
SetSystemTimeAdjustment( 1) + (100145)
<Offset>-107000</Offset>
SetSystemTimeAdjustment( 5) + (100145)
<Offset>87000</Offset>
SetSystemTimeAdjustment( -4) + (100145)
<Offset>-11000</Offset>
SetSystemTimeAdjustment( 0) + (100145)
<Offset>-6000</Offset>
<Offset>-18000</Offset>
SetSystemTimeAdjustment( 1) + (100145)
<Offset>3000</Offset>
SetSystemTimeAdjustment( 0) + (100145)
<Offset>-34000</Offset>
SetSystemTimeAdjustment( 2) + (100145)
<Offset>22000</Offset>
SetSystemTimeAdjustment( -1) + (100145)
<Offset>-9000</Offset>
SetSystemTimeAdjustment( 0) + (100145)
Current Delay: sec: 0   nsec:      242000
<Offset>-63000</Offset>
```

Summary of Software Stack

- Full IEEE 1588-2002 Implementation
    - synchronization, follow up, delay measurement
    - best master clock algorithm
    - full IEEE 1588 management support

- additional features
    - drift / rate correction
    - jitter filter for synchronization and delay measurements
    - portable code
    - adaptation layer for pure software or hardware based time stamping / clock generation
    - SNMP MIB (VxWorks)
    - time representation of nsec : UINT32

- tested under Linux, VxWorks and Windows

- Precision typically in the range of 10µs (SW time stamp)

Part II: IEEE 1588 - Layer 2 Switches as Boundary Clock

- Why IEEE 1588 Switches with Boundary Clock
- Boundary Clock Software and Hardware Architecture
- Prototype: Modular IEEE1588 Switch
- Results of Hardware implementation

IEEE 1588 and Switches without Boundary Clock

Latency of Layer 2 Switch - store and forward

Packet reception depending on packet length:

100 Mbits/s: 5,8µs for 64 Bytes up to 122µs for 1518 Bytes

"last bit in first bit out" latency of a Switch:

typical hardware based, no cascaded chip: 2 .. 5 µs

Measured Jitter of switch latency:

e.g. Hirschmann Switch RS2-FX/FX: 0,4 µs

But this values are only valid under "no load" condition

IEEE 1588 and Switches without Boundary Clock

The Problem:

Jitter under load condition:
Not depending of the Hardware, but depending on queued
packets = TX queue length of switch
worst case for e.g. a 20 packet queue:
Jitter up to 20 x 120µs = **2,4ms**

Does prioritization help ?
At least one low priority packet can still be in process of
transmission => jitter up to **125µs** (maximum length packet)
but current available switches show that after the priority
scheduler there is another queue for 2 up to 8 packets
=> jitter **360µs up to 1ms**
=> available prioritization e.g. 801.D/p does not really help

IEEE 1588 Switch: Boundary Clock on Layer 2

The solution:

Use IEEE 1588 Boundary clocks in switches
* only point to point connections:
=> nearly no delay jitter between master and slave
* internal queuing delay / jitter of switch not relevant

MASTER CLOCK   BOUNDARY CLOCK   SLAVE CLOCKS

„1588 Switch"

S = SLAVE CLOCK
M = MASTER CLOCK

IEEE 1588 Hardware Architecture - Message Detector

Design of Sync Message Detector and Clock

IEEE 1588 Modular Switch : Prototype

Modular Industrial Ethernet Switch

- new module with 4 IEEE 1588 Ports
- full implementation of IEEE1588 protocol
- time stamp and clock in hardware
- SNMP management

IEEE 1588 Network

Boundary Clock

Boundary Clock

Slave Clock

Slave Clock

IEEE 1588 Precision Measurement

Master Clock

Boundary Clock

Slave Clock

Full Network
Traffic up to 90% @ 100MBits

PPS Out

PPS Out

Test Setup

IEEE 1588 Test results

no special crystals/oscillators,
typical network traffic

Devices directly coupled
=> synchronicity about
±120ns (approx. 84h)

Cascaded Clocks
2 devices coupled through a IEEE 1588 switch
=> synchronicity about ± 240ns

Approximately it can be said, that each cascaded
switch adds its clock jitter to the complete
transmission line

If no special crystals/oscillator are used the system
is very sensitive to variation in temperature, even a
breath of wind results in a higher clock jitter

29-Sep-03

21

IEEE 1588 Test results

Speed of synchronization

an other very important point is the speed how fast the clock of a
slave clock can be adjusted

special control algorithms are necessary if
drift correction and **offset correction** is implemented

in the current implementation to directly connected clocks reach
maximum synchronicity within 60 seconds (IEEE 1588 default
configuration)

Transient Oscillation

29-Sep-03

22

81

- Management by SNMP
- Ideas for Improvements of IEEE1588
- IEEE1588 and Ethernet Powerlink (EPSG)

23

29-Sep-03

IEEE 1588 Management by SNMP

SNMP is by now the most frequently used protocol on network devices.

Since this protocol is already implemented on the switch it is obvious that it is also used to configure relevant IEEE1588 parameters.

Extract of IEEE 1588 MIB

```
-- hmNetwork / ptp-group (IEEE 1588) --

hmNetPTPGroup       OBJECT IDENTIFIER ::= { hmNetwork 40 }
hmPTPConfiguration  OBJECT IDENTIFIER ::= { hmNetPTPGroup 1 }

hmPTPEnable
hmPTPAction
hmPTPClockStratum
hmPTPClockIdentifier
hmPTPPreferredMaster
hmPTPSyncInterval
hmPTPSubdomainName
hmPtpOffsetToMasterNanoSecs
hmPtpDelayToMasterNanoSecs
hmPTPParentUUID
hmPTPGrandmaster
hmPTPCurrentUTCOffset
hmPTPleap59
hmPTPleap61
hmPTPEpochNumber
hmPTPPortTable
hmPTPPortEntry {
                            hmPTPPortID
                            hmPTPPortState
                            hmPTPPortBurstEnable
                            hmPTPPortEnable
                 }
```

24

29-Sep-03

IEEE 1588 Enhancements

Higher Synchronization Rate (e. g. 10x)
- faster transient oscillation
- enables the use of oscillators with higher temperature drift
- suitable for small domains (bandwidth)

Adaptive delay request measurements
- faster transient oscillation
- faster reaction to network topology changes
- suitable for small domains (bandwidth)

IEEE 1588 Enhancements

Detection of error conditions
- Aging speed of slave ports (10 lost Sync messages)
- Handling of faulty state (e.g. due to missing FollowUp msgs)

• PTP transparent switch / bypass clock
- Idea: measuring the propagation delay of sync messages and delay request messages and correcting corresponding follow up messages and delay response messages with these values
- switch is transparent for IEEE1588 clocks
- no IEEE1588 protocol modification necessary
- switch adds nearly no jitter to clock synchronization
- new protocol on this transparent switch (small)
- does only work if FollowUp service is supported

IEEE 1588 in Automation

Initially IEEE 1588 was designed for time synchronization in test and measurement applications.

Automation is now very interested in IEEE 1588:
CIPSync, Profinet V3, Ethernet Powerlink (EPSG),
IEC61850 (Communication networks and systems in substations)...

Hirschmann is active in EPSG

Ethernet Powerlink is one solution for Ethernet in Motion Control

- **100% Ethernet 802.3 compliant**
- Cyclic communication
- Profile: CANopen
- Segmentation by Gateway
- **Time synchronization 100% compliant to IEEE1588**

27

29-Sep-03

Real Time Applications with Ethernet

Ethernet - Just in Time

Additional Information:

http://ieee1588.nist.gov

http://www.ethernet-powerlink.org

http://www.hirschmann.de

ETHERNET

Dirk S. Mohl, Hirschmann Electronics GmbH & Co.KG, dirk.mohl@nt.hirschmann.de

28

29-Sep-03

A Frequency Compensated Clock for Precision Synchronization using IEEE 1588 Protocol and its Application to Ethernet

Sivaram Balasubramanian, Kendal Harris and Anatoly Moldovansky
Rockwell Automation
September 24, 2003

Rockwell Automation

Introduction

- Clock/oscillator drift
  - Temperature, air circulation, mechanical stress, vibration, aging, etc.
- IEEE 1588 protocol
  - Standardizes time & distribution method
- Distributed control
  - Managing drift during sync interval
- Frequency Compensated clock
  - Simple, fast & accurate
  - Compensates frequency drifts & clock difference

2

Frequency Compensated Clock

Frequency Divider

- FreqDivisionRatio = FreqOscillator / FreqClock
- CompensationPrecision $\leq$ 1 / (SyncInterval * FreqClock)
- $2^q \geq$ FreqDivisionRatio / CompensationPrecision
- $2^r \geq 2^q$ / FreqDivisionRatio
- $2^p \geq 2^q$
- For example
  - FreqOscillator = 50MHz, FreqClock = 40MHz, FreqDivisionRatio = 1.25, CompensationPrecision = 1×10^{-9}, width of accumulator q = 32, width of addend register r = 32, width of clock counter p = 64

Frequency Compensation Algorithm

- Fast, one sync interval settling time
- Self-correcting behavior, initial accuracy not required
- Initially, $FreqCompValue_0 = 2^q / FreqDivisionRatio$
- Algorithm
  - $MasterClockTime_n = MasterSyncTime_n + MasterToSlaveDelay$
  - $ClockDiffCount_n = MasterClockTime_n - SlaveClockTime_n$
  - Where,
    - n – Sync message count
    - $MasterSyncTime_n$ - time at which Master sends a Sync message to a Slave
    - $SlaveClockTime_n$ - time at which Slave receives the Sync message
    - $MasterClockTime_n$ – computed by the Slave after the Sync message is received

5

Frequency Compensation Algorithm (cont.)

  - $FreqScaleFactor_n = (MasterClockCount_n + ClockDiffCount_n) / SlaveClockCount_n$
  - Where,
    - $MasterClockCount_n = MasterClockTime_n - MasterClockTime_{n-1}$
    - $SlaveClockCount_n = SlaveClockTime_n - SlaveClockTime_{n-1}$
  - $FreqCompValue_n = FreqScaleFactor_n * FreqCompValue_{n-1}$

6

Summary

- Implementation on 10/100 Mbps switched Ethernet using FPGA
  - 25 nanosecond clock resolution with +/-100 nanosecond worst case accuracy
  - Accuracy limited by non-determinism of PHY devices and switch
- Frequency compensation eliminates most oscillator errors
  - Short term stability: Many standard crystal oscillators are short-term stable to few ppb

7

IEEE-1588 Node Synchronization Improvement by High Stability Oscillators

John Eidson & Bruce Hamilton
September 24, 2003
john_eidson@agilent.com bruce_hamilton@agilent.com

Agilent Technologies

Overview

- **Sources of fluctuation in an IEEE 1588 system**

- **Characterization of oscillators**

- **Measurement results**

- **Conclusions**

Agilent Technologies

Sources of Fluctuation

Characterization of oscillators

- **Long term systematic effects: aging**

- **Short term systematic effects:**

  - **temperature, pressure, operating voltage**

- **Short term random processes: Allan variance**

90

Allan frequency deviations for test oscillators

## Measurement setup to test prototypes of an earlier version of 1588

Clock resolution: 25 ns

CTS CB3LV (40 MHz)

Agilent 5372A
F&T Analyzer

1 PPS signal

Clock-A

Clock-B

Agilent Technologies
prototype clock

91

IEEE 1588 Topologies

⬯ =1588 clock, code & hardware

Grand Master Clock

GPS

Repeater

Slave Clock

Master Clock

Boundary clock — Router

Boundary clock — Switch

Switch

Only Slave Port of
Boundary Clock

Master Port of
Boundary Clock

Switch Connection (1 hour)

Inexpensive oscillator, fast loop
$\sigma = 140ns$

10811D, fast loop
$\sigma = 138ns$

Inexpensive oscillator, slow loop
$\sigma = 123ns$

10811D, slow loop
$\sigma = 92ns$

92

Inexpensive oscillator, fast loop — $\sigma = 75ns$

10811D, fast loop — $\sigma = 46ns$

Inexpensive oscillator, slow loop — $\sigma = 80ns$

10811D, slow loop — $\sigma = 42ns$

Seconds tick deviations: connection via a repeater-72 hours

mean: 801 ps   Std. Dev: 26.8 ns   **nanoseconds**

Direct Connection

Inexpensive oscillator, fast loop $\sigma = 34ns$

10811D, fast loop $\sigma = 39ns$

Inexpensive oscillator, slow loop $\sigma = 76ns$

10811D, slow loop $\sigma = 15ns$

Summary of effects of oscillator characteristics

- Inexpensive oscillators: poor temperature & noise properties
  - Limit integration and statistical techniques in slave controllers
  - Shorter synchronization intervals use bandwidth and computation
  - If in master clock produce unstable time base
- High quality, temperature compensated oscillators:
  - Allow longer integration times and use of statistical techniques in slave controllers
  - If in master clock produce stable time base
  - Provide good holdover which allows more latitude in handling communication failure or reconfiguration
  - Reasonably priced oscillators should support clock to clock synchronization limited by clock resolution to ~10 nanoseconds

94

Questions?

95

IEEE-1588™ NODE SYNCHRONIZATION IMPROVEMENT BY HIGH STABILITY OSCILLATORS

John C. Eidson
650-485-4263, john_eidson@agilent.com
Bruce Hamilton
650-485-2818, bruce_hamilton@agilent.com
Agilent Laboratories, 3500 Deer Creek Rd., Palo Alto, CA, 94304

Abstract

This paper outlines work done for the US Naval Research Laboratory to investigate the sensitivity of synchronization accuracy with the stability of local oscillators in IEEE 1588 systems. Performance results of prototype implementations of this standard in an Ethernet environment will be presented. The implications of this work on IEEE 1588 design will be discussed.

INTRODUCTION

In most measurement and control systems execution timing is determined by the design of electronic components and the implicit timing in computer programs. As the systems being measured or controlled increase in size and complexity it becomes increasingly difficult to manage timing constraints in this fashion. This is particularly true when the communication between devices and controllers is via a network.

Recently there has been increased interest in making time explicit in such systems as a way to improve timing performance. This has been common practice in the general computer environment but generally with looser timing constraints than found in typical measurement and control systems. Such networked systems are typically implemented with a real-time clock in each node and with the suite of clocks synchronized via some protocol. In the general computing world the dominant protocol is the Network Time Protocol, NTP [5]. IEEE-1588-2002, 'Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems' was designed to serve the clock synchronization needs of measurement and control systems. Typical applications and their required accuracies are listed in Table 1.

Table 1: Typical application synchronization requirements

Application area	Required synchronization accuracy
Low speed sensors (e.g. pressure, temperature)	Milliseconds
Common electro-mechanical devices (e.g. relays, breakers, solenoids, valves)	Milliseconds
General automation (e.g. materials handling, chemical processing)	Milliseconds
Precise motion control (e.g. high speed packaging, printing, robotics)	A few microseconds

High speed electrical devices (e.g. synchrophasor measurements)	Microseconds
Electronic ranging (e.g. fault detection, triangulation)	Sub microsecond

This paper discusses some of the practical considerations in implementing IEEE 1588 needed to meet the most demanding timing requirements.

The U. S. Naval Research Laboratory sponsored much of the work reported here. A more complete report of this work may be found in [1].

HIGH ACCURACY OPERATION OF THE IEEE-1588 PROTOCOL

Within a network subnet the IEEE-1588 protocol establishes a master-slave relationship among the participating clocks. The master is selected as the best clock based on defined descriptors maintained by each clock describing inherent accuracy, traceabilty to UTC, inherent variance, etc. A properly designed IEEE 1588 system produces a self-consistent, system-wide time base closely synchronized to the master clock. Since the slave nodes operate a servo to synchronize their local clock to the clock of the master, the stability and noise properties of the master limit the overall time performance of the system. If the time base of the system is to be UTC then the master clock must maintain or be synchronized to an appropriate source of UTC time.

To obtain high accuracy the slaves synchronize their local clocks to that of their master by an exchange of messages illustrated in Figure 1. Periodically the master clock sends a distinguished message, a Sync message, as a multicast to all its slaves. The master implements mechanism for detecting and time stamping the time that the Sync message is actually placed on the network based on the master's local clock. The master's IEEE-1588 code sends this measured time stamp, the actual sending time stamp, to all slaves in a second message, the Follow_up message. The slaves receive the Sync message and detect and time stamp its arrival as close to the network as possible. Upon receiving the Follow_up message the slave's IEEE-1588 code uses the contained actual sending time stamp and the local receipt time for the Sync message to correct the time of the slave's local clock. Periodically, but with longer period to reduce network loading, this process is reversed. This forward and reverse path information is used to compute the one-way network latency on the assumption that the path is symmetrical. The slaves use this measured latency in computing the correction to their local clock. This procedure effectively removes the latency in the communication path.

SOURCES OF TIMING FLUCTUATIONS IN A IEEE 1588 SYSTEM

There are several sources of timing fluctuations in an IEEE 1588 system. These are illustrated in Figure 2 for an Ethernet implementation. The dashed line shows the communication path taken by the Sync messages between the IEEE 1588 code in the master and the slave. The primary sources of fluctuation are found in network components and in the end devices themselves. Fluctuations in the actual network media are generally negligible for the target applications of IEEE 1588 although this may not hold if there are wireless links involved.

A major source of timing errors is network latency fluctuations introduced by network elements such as repeaters, switches, and routers. Routers introduce fluctuations too large and inconsistent to be reduced to the desired accuracy with statistics. IEEE-1588 specifies a transfer standard mechanism, the boundary clock, for logically eliminating routers from the IEEE-1588 protocol communication path. Modern switches implement level 2 protocols that can further reduce fluctuations based on the priority of Sync messages [2]. It is also possible to design switches incorporating IEEE-1588 boundary clocks that logically remove them from the IEEE-1588 communication paths.

A boundary clock appears to each subnet of interest as an ordinary IEEE-1588 clock as provided in an end device. A boundary clock uses a single local clock to serve as a master in either all or all but one of the subnets of interest. As a result boundary clock equipped routers and switches appear to a link as two end devices as far as clock synchronization is concerned. This technique effectively produces direct synchronization between the clocks in the end device and the clock in the router or switch. In cases where multiple boundary clocks are needed in an application, the boundary clocks themselves form a hierarchy so that in a properly implemented IEEE-1588 system there is always a single clock serving as the primary source of time for the ensemble.

In the restricted environments typical of the target applications, the fluctuations in repeaters and in many cases switches can generally be reduced to acceptable levels by the use of statistical techniques amenable to low cost devices. Further details on these mechanisms and other features of IEEE-1588 beyond the scope of this paper may be found in the standard itself or on the IEEE-1588 web site [3].

The other major source of timing fluctuations is in the end devices, or the individual ports of a boundary clock. Within such a device the worst fluctuations occur in the network protocol stack and operating system usually due to the queuing of messages and context switching. In an Ethernet node these fluctuations are avoided by detecting both incoming and outgoing Sync messages as close to the physical layer, the PHY, as possible. The proper use of interrupt service routines can help, but for the highest accuracy some sort of hardware assist is required. The MII interface is a natural place to implement this function as illustrated in Figure 2.

Additional sources of fluctuation within a node are the PHY, the oscillator, and in the slave the servo. PHY chips introduce a low level of fluctuation primarily due to the phase lock loop, PLL, used for clock recovery. These fluctuations are amenable to statistical averaging. A second PLL exists in each slave node implementing the servo to synchronize the slave clock to the master. The design of this servo is also sensitive to the stability and noise properties of the oscillators in both the slave and the master.

THE EFFECT OF LOCAL OSCILLATORS ON IEEE 1588 PERFORMANCE

The time base of a local clock in an IEEE 1588 system is derived from some sort of local oscillator. In low cost end devices this oscillator will often be an inexpensive crystal oscillator that also serves as the clock source for a microprocessor. Since the IEEE 1588 protocol specifies a sampled data system any drift or fluctuations of these oscillators between samples cannot be corrected by the slave clock's servo. These drift and fluctuations also limit the effective averaging times of the slave's PLL thus limiting the ability of the slave servo average out fluctuations due to any network components. In addition the stability of the oscillator in the master clock determines the overall time stability of the system. No servo can track the master clock perfectly so the drift rate of the master clock must be controlled in high accuracy situations. The absolute frequency accuracy of the oscillators is critical only insofar as it influences the dynamic range over which the local servo must be prepared to operate. IEEE 1588 specifies 0.01% absolute frequency accuracy, the same as required to ensure operation of the 10BaseT Ethernet protocol.

All oscillators are subject to frequency errors. These errors may be categorized as long and short-term systematic effects, and as various random processes. Long-term systematic effects, usually termed aging, are not of concern in the design of an IEEE 1588 system since servo time constants will usually be on the order of seconds. Short-term systematic effects result from the sensitivity of oscillator frequency to temperature, pressure, supply voltage, etc.

Of these temperature is the most difficult to control in the target environments. Since the servo must track any temperature induced drift of the oscillators this thermal drift must be controlled. For example with a timing accuracy specification of 1 microsecond, a sampling time of 2

seconds, and a 1 PPM temperature coefficient for the oscillator the thermal time gradient must be held to less than 0.5 degree per second at the oscillators. There are only three ways to improve this situation. The first is to decrease the sampling interval. The standard currently specifies a default interval of 2 seconds and a minimum interval of 1 second. These were chosen as a compromise between responsiveness and network loading. Secondly oscillators with better temperature coefficients may be selected. Cheap oscillators tend to be very poor in this regard, often 10-50ppm/deg C. The use of temperature compensated oscillators, TXCOs, can provide between 0.3 and 1.0 ppm/deg C with moderate costs. Oven controlled oscillators are at least an order of magnitude better and can be used for the most demanding circumstances. Finally careful thermal design can minimize the thermal drift rates. It is the drift rate with time rather than the absolute frequency that is the issue. A side benefit of improved thermal performance is better holdover time in the event of communication failure.

All oscillators are also subject to various random processes manifesting in frequency fluctuation. The spectral characteristics and absolute magnitudes of these fluctuations differ markedly between various forms of oscillators. For the target environments most oscillators will be quartz crystals due to their lower cost compared to more stable oscillators such as rubidium or cesium. These oscillator fluctuations are characterized by the Allan variance [4].

Figure 3 illustrates the Allan frequency variance for two types of oscillators. Data derived using two different grades of oscillators is reported. The CTS CB3LV, an *inexpensive* 40 MHz oscillator, is typical of quartz oscillators used in very cost sensitive applications. The 10811D oscillators are ovenized, instrument grade quartz oscillators. For the 10811D oscillators the 10 MHz oscillator frequency was quadrupled to the needed 40 MHz by use of a PLL.

Based on the data in Figure 3 the expected time fluctuations introduced by the oscillators are shown in Table 2 for several values of the averaging time τ.

Table 2: Expected oscillator induced time fluctuation

τ- seconds	Fluctuations- nanoseconds	
	Inexpensive	10811D
1	4	0.006
2	9.2	0.006
10	90	0.040
100	1400	0.700

From Figure 3 and Table 2 it is apparent that for synchronization accuracies in the sub-microsecond range and with averaging times on the order of seconds that oscillators with about an order of magnitude better performance than the inexpensive oscillator should be selected.

IEEE-1588 PERFORMANCE EXPERIENCE

This section discusses performance measurements on a prototype implementation of IEEE-1588 under varying network topologies. The measurements are made using the experimental configuration shown in Figure 4. The ASIC shown contains a 68020 class 40Mhz processor and a Sync message detector observing the MII interface as illustrated in Figure 2. 40 MHz crystal oscillators drive the hardware clocks to provide a real-time clock with a resolution of 25 ns. Performance data is reported for samples of these prototype clocks driven by the inexpensive oscillators and by the 10811D oscillators described in Figure 3.

Each clock has a 1 PPS test point that rolls over at the seconds boundary of the clock. An Agilent 5372A Frequency and Time Analyzer is used to measure the relative offsets between the 1 PPS signals of the master and slave. In each case the data represents statistics on 3600 measurements made over a one-hour period.

The prototypes use a simple PI control loop in the slave clocks to servo the local clock to that of the master. The clock offset errors are sampled every 2 seconds as the basis for the PI loop input. Two sets of parameters for the proportional and integral terms in the PI loop are reported. A *fast loop* set with P=2 and I = 0.5, and a *slow loop* set with P=0.5 and I=0.125. The fast loop has relatively high gain, wide bandwidth and fast response time, a desirable condition during startup to speed acquisition of lock and to drive large initial errors to small values, typically on the order of a minute.

Synchronization results are given for several network connection topologies as illustrated in Figure 5. IEEE-1588 is expected to find most extensive application in topologies consisting of a single subnet. This is illustrated in Figure 5 by the collection of three clocks communicating via a repeater or a switch. When multiple subnets are required then for the highest accuracy routers must implement IEEE-1588 boundary clock specifications. Switches may also implement boundary clocks as illustrated. When boundary clocks are used then end nodes effectively synchronize directly to their master clock. Results follow for the three basic topologies shown enclosed in circles in Figure 5.

DIRECT CONNECTION BETWEEN CLOCKS

To show the limiting characteristics of the clock implementation free from fluctuations introduced by network components clocks were tested using a direct connection, e.g. connected via a crossover cable rather than via a repeater or switch. This case also represents the expected performance for topologies in which end devices interact directly with a switch, or any other device, implementing IEEE-1588 boundary clock functionality.

Figure 6 contains histograms of the synchronization error for two clocks directly connected via Ethernet for both inexpensive and 10811D oscillators and for the slow and fast loop parameters. No fluctuations from the 10811D oscillators are significant for the range of parameters used as noted in Table 2. With the inexpensive oscillators and the fast loop (a few seconds time constant) the clocks manage to track the oscillator induced fluctuations well enough to keep the offsets reasonably well bounded as illustrated by the width of the histogram. However with the slow loop the fluctuations of the inexpensive oscillators become more apparent as seen in the increased width of the histogram. The means and standard deviations of the measurements in Figure 6 are shown in Table 3. With the 10811D oscillators one would expect the standard deviations to improve in implementations with clock resolution finer than the 25 ns, and with a true VCO rather than the digital version of the reported implementation.

Table 3: Offset error statistics for direct connection

Loop speed	Oscillators	Mean-ns	Std.Dev-ns
Fast loop	Inexpensive oscillators	-28	34
	10811D oscillators	-1	39
Slow loop	Inexpensive oscillators	-21	76
	10811D oscillators	5	15

CLOCKS CONNECTED VIA A REPEATER

For these measurements the clocks were connected via a single HP J4090A Ethernet repeater. No traffic other than synchronization messages was present on the subnet.

Figure 7 contains histograms of the synchronization error for the repeater connected clocks for both inexpensive and 10811D oscillators and for the slow and fast loop parameters. The means and standard deviations of the measurements in Figure 7 are shown in Table 4.

Table 4: Offset error statistics for connection via a repeater

Loop speed	Oscillators	Mean-ns	Std.Dev-ns
Fast loop	Inexpensive oscillators	-27	75
	10811D oscillators	-7	46
Slow loop	Inexpensive oscillators	-32	80
	10811D oscillators	10	42

In this case the repeater introduced measurable fluctuations for all cases resulting in the increase in the widths of the histograms compared to the corresponding cases for the direct connection. To first order repeater connections will be relatively traffic independent since synchronization messages suffering collisions and retransmission will bear a time stamp for only the successful transmission.

CLOCKS CONNECTED VIA A SWITCH

For these measurements the clocks were connected via a single HP J4121A Ethernet switch. No other traffic other than synchronization messages was present on the subnet.

Figure 8 contains histograms of the synchronization error for the switch connected clocks for both inexpensive and 10811D oscillators and for the slow and fast loop parameters. The means and standard deviations of the measurements in Figure 8 are shown in Table 5.

Table 5: Offset error statistics for connection via a switch

Loop speed	Oscillators	Mean-ns	Std.Dev-ns
Fast loop	Inexpensive oscillators	-49	140
	10811D oscillators	-14	138
Slow loop	Inexpensive oscillators	-21	123
	10811D oscillators	5	92

Comparing the data for the repeater and the switch, the switch clearly introduces more fluctuations. Unlike repeaters, switches will show sensitivity to traffic although improvement is possible using both priority features of modern switches and more sophisticated statistical treatment of measured transit times of the synchronization messages. These techniques will only be effective when the underlying stability of the oscillators permits statistical treatment of synchronization messages spanning several sampling intervals.

SUMMARY

In summary inexpensive oscillators have poor temperature and noise properties that limit the synchronization accuracy of an IEEE-1588 system. In particular poor oscillators limit the allowable integration times and statistical techniques used in the phase lock loops of the slave clock controllers. These effects may be somewhat offset by shorter sampling intervals but at considerable cost in network traffic and computational resources.

High quality temperature compensated or controlled oscillators allow longer integration times and more sophisticated statistical techniques to be used in the slave clocks. In addition a high quality clock in the grandmaster clock node will produce a much more stable time base. An additional benefit is that higher quality clocks generally will allow more design freedom in implementing holdover strategies used in the event of communication failure or reconfiguration.

REFERENCES

[1]: "Node Synchronization Improvement by High Stability Oscillators" Michael C. Fischer, John C. Eidson, Bruce Hamilton. Agilent Laboratories Technical Report AGL-2002-13.

[2]: 'Utilization of Modern Switching Technology in EtherNet/IP™ Networks', Anatoly Moldovansky, RTLIA 2002, 1st Int'l Workshop on Real Time LANS in the Internet Age, Technical University of Vienna, Austria, June 18, 2002

[3]: See 'IEEE 1588 Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems' at http://ieee1588.nist.gov

[4]: "Draft Revision of IEEE Std 1139-1988, IEEE Standard Definitions of Physical Quantities For Fundamental Frequency and Time Metrology-Random Instabilities." E.S. Ferre-Pikal, J.R. Vig, J.C. Camparo, L.S. Cutler, L. Maleki, W.J. Riley, S.R. Stein, C. Thomas, F.L. Walls, and J.D. White, 1997 IEEE International Frequency Control Symposium Proceedings.

[5]: See http://www.eecis.udel.edu/~ntp/ for details concerning the Network Time Protocol.

Figure 1: IEEE-1588 messages used in high accuracy synchronization

Figure 2: Sources of timing fluctuation in an IEEE 1588 system

Figure 3: Allan frequency deviations for test oscillators

Figure 4: Measurement topology

IEEE 1588 clock, code & hardware

Figure 5: Experimental network connection topologies

Figure 6: Histogram of synchronization error for direct connection

Figure 7: Synchronization error for connection via a repeater

Figure 8: Synchronization error for connection via a switch

communications
Telemetry-East

Time Correlation on a Network Based Airborne Telemetry System

Jiwang Dai, L3-TE

Thomas DeSelms, Veridian

Edward Grozalis, L3-TE

---

communications
Telemetry-East

Overview of L-3 Communications Telemetry-East

- >300 Employees
- 85,000 Sq. Ft.
- Full Engineering & Manufacturing Facility
- ISO 9001

L3 communications
Telemetry-East

LOB-1 Aircraft Flight Test Instrumentation Telemetry Products

LOB-2 Missile/Target/Launch Vehicle Telemetry Products

LOB-3 Range Instrumentation Products

AN/URY-3

LOB-4 Ground Instrumentation Products

- Space Data
- SIGINT
- Telemetry
- TT&C

L3 communications
Telemetry-East

Aircraft Flight Test Instrumentation Products

PCU-800
Programmable
Conditioning Unit

MicroDAS 1000
Advanced Data
Acquisition System

MiniARMOR 700
MUX/DEMUX

MMSC-800
Micro Miniature Signal
Conditioner

MPC-800
Miniature Programmable
Signal Conditioner

communications
Telemetry-East

Legacy Telemetry System (standalone)

PCM (Pulse Code Modulation) Stream

RS232

uP   Formatter   Sampling Clock

Backplane

ADC   ADC   ADC

Sensors   Sensors   Sensors

communications
Telemetry-East

Legacy Telemetry System (Master/Remote Slave)

PCM stream

Recorder

master   RS232

Pilot control unit   Configure computer

Command/response

sensors

Serial Interface

Remote slave   sensors

Remote slave   sensors

109

Advanced Legacy Telemetry System (Multiple Masters)

Limitation of the Legacy System

- # Relatively low bit rate (~5 Mbps)

- # Proprietary Interface
  - Limited Interoperability
  - Limited Usage of COTS

110

communications
Telemetry-East

Network Based Telemetry System

- **Better Interoperability**

- **Improved Scalability**

- **Higher Bit Rate**

- **Better Usage of COTS**

---

communications
Telemetry-East

Architecture of the Network Based Telemetry System

communications
Telemetry-East

How to Synchronize the clock of Masters?

- Add Additional Interface for Clock Sync
  - Proprietary Solution (e.g. External clock)
  - IRIG Time

- Use the Network Bus for Clock Sync

---

communications
Telemetry-East

Choices of the System Bus

- Fibre Channel Avionics Environment (FC-AE)
  - Embedded Time Sync Design
  - Expensive
  - Lack of Industrial Switches
- Ethernet
  - Cost Saving
  - Mature Technology
  - No Time Sync
- Others

communications
Telemetry-East

Time Correlation Methods for the Ethernet

- NTP (10's µs)

- PTP (< 1 µ s)

(Ref.   IRIG-G, 20ns)

---

communications
Telemetry-East

Time Sync Requirements

- 1K Signal

  - 12 Bits accuracy : 39 ns

  - 10 Bits accuracy : 155 ns

A NPCU-800 Unit

PCU network bus :
10/100 BT Ethernet

PCU800 core module — PCU800 uP

Local bus

PCU800 plug-in modules

| PCM Receiver | PCM converter | IRIG generator | IRIG Receiver | FC converter |

bridge

PCU800 DAU's

PCM stream | PCM stream | IRIG signal | IRIG signal

Fibre channel backbone

PTP Hardware Implementation

B A C K P L A N E   B U S

Bus Signals Including TIme

Bus and Micro Interface

MICROPROCESSOR

FPGA

860

Stable Oscillator

Disciplined Clock

ETHERNET MAC

TimeStamp Registers

MII Interface

ETHERNET PHY

100BASET ETHERNET I/F

Current Implementation

114

Implementation Details

- **Stable Oscillator** – a Temperature Compensated Crystal Oscillator(TXCO)

- **FPGA** – The "glue" logic of the system
  - TimeStamp registers
  - Control logic to discipline the clock
  - Bus interfaces to the microprocessor and the Backplane Bus.

- **Microprocessor** – A Motorola 860 PowerPC (Internal Ethernet MAC)

- **Ethernet PHY**

Ethernet Based Telemetry System

115

g   *GE Drives & Controls, Inc.*

Implementation of IEEE Std.-1588 in a Networked I/O Node

Mark E. Shepard
Douglas G. Fowley
Roy L. Jackson
Dennis B. King

GE Drives & Controls, Inc.
Salem, VA

---

g   *GE Salem Products*   *GE Drives & Controls, Inc.*

- Turbine controls
    - Large stationary gas turbines (10 – 200 MW)
    - Aeroderivative turbines for marine, oil & gas (25 – 75 MW)
    - Large steam turbines (20 – 1500 MW)
    - Hydroelectric turbines
- Power conversion products
    - Turbine static starters
    - Excitation products
    - System drives
    - Rolling mill main drives
    - Marine propulsion
    - Converters for alternate energy – wind, fuel cell, etc.

- Drive Systems – recently spun off to a JV with Toshiba

g   *Mark VI Turbine Control System*   *GE Drives & Controls, Inc.*

- Large central lineup
- 1000-3000 I/O points, typically
- Triple Modular Redundant (TMR)
  - 3 symmetric controllers
  - Redundant signal conditioning
  - Input voting by controllers
  - Output voting in hardware
  - Frame-based temporal architecture
  - All 3 controllers rendezvous to vote
- Terminal boards
  - Field wiring point
  - Split inputs to 3 controllers
  - Impedance isolation
  - Surge suppression
- Controllers
  - Monolithic VME rack
  - Signal conditioning on 6U modules
  - 37-pin cables to I/O
  - Custom power supply Backplane provides key services
    - Power distribution
    - Communication bandwidth
    - Synchronous timing

---

g   *Mark VIe Distributed I/O System*   *GE Drives & Controls, Inc.*

- Replace backplane by switched Ethernet network
  - 2 ms in a 10 ms frame to gather all I/O for voting– flood switches
  - Ethernet Global Data protocol
  - IEEE-1588 for time sync
  - Hardware-based timestamps
- Simplified controllers
  - Standard CPCI rack
  - Off-the-shelf power supply
  - Pentium III CPCI
  - Custom PMC card for time sync
- Uses same terminal boards
- I/O packs mount to terminal boards
- Initial pilots in central lineups as shown here
- Developed to allow I/O integration by skid vendors

g   *Networked I/O pack*   *GE Drives & Controls, Inc.*

- CPU card common to all packs
  - AMD Alchemy Au1000 SoC
  - 266MHz MIPS32 CPU
  - Dual 10/100 Ethernet, IrDA
  - 100K Xilinx Spartan-II FPGA
  - QNX Neutrino RTOS
- Specific signal-conditioning board for each I/O type
- Industrial-hardened
  - 0 - 60C at full accuracy
 - -40 - +70C operating
  - Shock, vibration, EMI

---

g   *PMC Ethernet with hardware-assist*   *GE Drives & Controls, Inc.*

- IEEE-1588 for Mark VIe Controller

- PCI Mezzanine Card form factor

- Dense functionality
  - PCI bridge
  - Bus Mastering local bus controller
  - 3x 10/100 MAC + PHY
  - 100K Xilinx Spartan-II FPGA
  - NVRAM, LEDs, etc…

- Low CPU overhead
  - Only Sync & Delay_Req timestamps are kept
  - Timestamps and packet info written directly to buffer in CPU memory space using PCI Bus Master

- 3-port boundary clock

g   *IEEE-1588 in the Mark VIe*   *GE Drives & Controls, Inc.*

- In the Turbine control system
  - UTC reference is important for timestamping events for "flight-data-recorder" usage
  - **But** - turbine operation must never be compromised by a lost or corrupt UTC reference
  - Networked nodes must remain synchronized to their controllers, ignoring ambiguous or conflicting UTC references (esp. from NTP)
- So we choose to avoid
  - Arbitrary autonomous selection of their time master by network nodes
  - Possible bidding for slaves by rogue masters
  - Other unanticipated failure modes from the autonomy inherent in IEEE-1588
- The Mark Vie will apply IEEE-1588 so that:
  - The nodes and controllers are synchronized to a time reference with arbitrary epoch which we call *System Time*, using ClockIdentifier INIT
  - Only the controller which is the System Time GrandMaster is empowered to coordinate the Mark VIe internal time reference with UTC
  - The epoch of System Time, expressed as UTC, must be maintained outside the PTP protocol
  - The system can run without GPS/UTC
  - All nodes belong to CommunicationID PTP_CLOSED
  - Each controller R, S, T uses a distinct AlternatePTPDomain for its nodes
  - The three controllers belong to DefaultPTPDomain
  - The controllers maintain separate synchronization to UTC sources with additional virtual clocks in the DefaultPTPDomain on CommunicationID PTP_ETHER

Need better-defined accommodation for this in IEEE-1588?

---

g   *Hardware PLL paradigm*   *GE Drives & Controls, Inc.*

- 64-bit register (adder) with time in ns
- Locked to remote clock by PLL
- Clocked by local oscillator
- VCO - increment by clock period (in ns)
- Latch register time at SFD on PHY
- Error detector and regulator can be closed in h/w or s/w
- Adjust VCO by 0, ±1 increment value
- Pros
  - Can be self-contained
  - All nodes have synchronized registers
- Cons
  - Fairly complex logic
  - Replicated for each clock

"Virtual" PLL – software implementation GE Drives & Controls, Inc.

- Hardware free-running counter (FRC) latched for incoming timestamp
- Piecewise-linear model of FRC vs. System Time
- Slope (VCO frequency) constant between synchronization points
- Error calculated from timestamps in Sync messages
- Slope is output of PI regulator looking at error
- Software functions convert between FRC and System Time

Sept. 24, 2003   IEEE-1588 Workshop   9

Visualization of logged data   GE Drives & Controls, Inc.

- Data written to text file on RAMdisk in node
- Use FTP to download, Matlab to analyze and plot
- Show raw timestamp data and PLL tracking
- Detrend and magnify
- Scale counts to usec

Sept. 24, 2003   IEEE-1588 Workshop   10

120

Slide 11

$$\frac{C(z)}{R(z)} = \frac{G(z)}{1+G(z)} = \frac{K_f\left(K_p(z-1)+K_i\right)}{z^2 + \left(K_p K_f - 2\right)z + K_f\left(K_i - K_p\right)+1}$$

$$r = e^{-\frac{T}{\tau}}$$

$$K_p = \frac{2(1-r)}{K_f}$$

$$K_i = \frac{(1-r)^2}{K_f}$$

> Two real and equal poles
> at z=r
> ⇒ critical damping

| tau	r	Kp	Ki	Kp/Ki
10	0.818731	0.00906346	0.00082146	11.0333
100	0.980199	0.00099007	0.00000980	101.0033

Slide 12

- Use 10 Sync messages
- Linear regression, least squares fit
- Initialize integrator and first sync point

$$y = mx + b$$

$$m = \frac{\sum_i x_i y_i - \frac{\left(\sum_i x_i\right)\left(\sum_i y_i\right)}{i}}{\sum_i x^2 - \frac{\left(\sum_i x_i\right)^2}{i}}$$

$$b = \left(\frac{\sum_i y_i}{i}\right) - m\left(\frac{\sum_i x_i}{i}\right)$$

121

- Acquire both Sync and Delay_Req messages
- Fit regression model that uses both, constrains equal slopes
- Least-squares fit using SVD for matrix inversion
- Sort by residual value
- Apply Chauvenet's Criterion to largest residual. If largest residual is an outlier, discard and repeat
- Chauvenet's criterion: *"You may consider rejecting the data when the number of measurements expected this far from the mean is less than one half "* (assuming a normal distribution)

$$\begin{pmatrix} ST_1 & 1 & 0 \\ ST_2 & 0 & 1 \\ \vdots & \vdots & \vdots \\ ST_N & 1 & 0 \end{pmatrix} \square \begin{pmatrix} m \\ b_1 \\ b_2 \end{pmatrix} = \begin{pmatrix} FRC_1 \\ FRC_2 \\ \vdots \\ FRC_N \end{pmatrix}$$

$$\mathbf{A}\mathbf{x} = \mathbf{b}$$

$$(\mathbf{A}) \cdot \mathbf{x} = (\mathbf{U} \cdot \mathbf{W} \cdot \mathbf{V}^T) \cdot \mathbf{x} = \mathbf{b}$$

$$\mathbf{x} = \mathbf{V} \cdot \mathbf{W}^{-1} \cdot \mathbf{U}^T \cdot \mathbf{b}$$

Approximation of CDF

26.2.23

$$x_p = t - \frac{c_0 + c_1 t + c_2 t^2}{1 + d_1 t + d_2 t^2 + d_3 t^3} + \epsilon(p), \quad t = \sqrt{\ln \frac{1}{p^2}}$$

$$|\epsilon(p)| < 4.5 \times 10^{-4}$$

$c_0 = 2.515517$	$d_1 = 1.432788$
$c_1 = .802853$	$d_2 = .189269$
$c_2 = .010328$	$d_3 = .001308$

- 100 BaseTx Ethernet
- 3 switches in series
- 2.1 ± 0.1 us switch latency
- 10% probability of queuing delay in each switch
- Uniform queuing latency distribution, zero-max
- 1 Sync message/sec
- Random distribution of Delay_Req messages per IEEE-1588

Residual Plot - red => rejected outlier

122

g *Tracking behavior*   *GE Drives & Controls, Inc.*

Clock Synch Tracking

-20 ppb

+30 ppb

10,000 s/div

red: timestamp data
blue: PLL tau=100s
green: PLL tau=10s

500 sec/div

Clock Synch Tracking

red: timestamp data
blue: PLL tau=100s
green: PLL tau=10s

10 sec/div

It's all about the error estimator...

g   *Test Setup*   *GE Drives & Controls, Inc.*

ilant 53310A

g   *Master-slave delay vs time*   *GE Drives & Controls, Inc.*

Without round-trip delay compensation

124

g   *Timing with 100BaseTx repeater hub*   *GE Drives & Controls, Inc.*

Without round-trip delay compensation

Controller-to-pack timing
$\bar{x}$ = 434 ns σ = 47ns

Pack-to-pack timing
$\bar{x}$ = -144ns σ = 60ns

Sept. 24, 2003   *IEEE-1588 Workshop*   19

---

g   *Timing with 100BaseTx switch*   *GE Drives & Controls, Inc.*

Without round-trip delay compensation

Controller-to-pack timing
$\bar{x}$ = 15.15 μs σ = 29 ns

Pack-to-pack timing
$\bar{x}$ = -165 ns σ = 48 ns

Sept. 24, 2003   *IEEE-1588 Workshop*   20

g *In Summary...*   *GE Drives & Controls, Inc.*

- With hardware assist, synchronization performance to sub-microsecond levels is achievable across switched Ethernet
- Need work to focus on error estimator
  - using advanced methods like Kalman filter that can include more knowledge of the system behavior
  - Error estimator must integrate Delay_Req info with Sync messages and include round-trip delay.
- Need additional study of the impact of oscillator stability on tracking and synchronization performance
  - With hardware assist, oscillator noise, not measurement error, is the limiting factor
  - 10ppm vs 100ppm ?
  - Is 2 sec fast enough for Sync Messages
- 1588 could better accommodate tiered time architectures and closed subdomains which may be required for automation systems

---

g   *GE Drives & Controls, Inc.*

Thank you!

**Questions
&
Discussion?**

Application of IEEE 1588 to a Distributed Motion Control System

Ken Harris
Sivaram Balasubramanian
Anatoly Moldovansky
September 24, 2003

Rockwell Automation

Motion Application with 1588

- Simple Distributed Motion Application
  - 3 Controllers, 3 Motors
  - 100 Mbps switched Ethernet
  - 1588 Precision Time Protocol over Ethernet
  - Replaces proprietary solution

2

Block Diagram

M Time Master
S Time Slave

3

Block Diagram

M Time Master
S Time Slave

4

128

Ethernet Adapter

- Ethernet adapter implements 1588
- FPGA for HW assist
- PowerPC for protocol
- Backplane clock synchronized to 1588 clock

5

1588 Protocol Implementaton

- 1588 implementation on Ethernet Adapter
  - Hardware Assist circuit in FPGA
  - Firmware Implementation of 1588 protocol
    - C/C++ on 50 MHz PowerPC
    - Sync, Follow-up, Delay Request, Delay Response Messages
    - Management Messages
    - No "Best Master" algorithm, uses "preferred" master
    - Detects loss of master
    - Burst Messages supported (burst of 8)
    - Boundary clock implementation to backplane clock (foreign clock)

- Results: 200 nanoseconds jitter on Ethernet

6

Motion Operation

- Motion operation requires nodes to be "synchronized"
- Transactions based on synchronized periodic update cycle
- Controller to Drive transactions

Update Period

Motion Task

Backplane

SERCOS Ring Task

SERCOS Ring

| MST | AT | .... | AT | MDT | MST | AT | .... | AT | MDT | MST | AT | .... | AT | MDT | MST |

Controller to Drive Transactions

Motion Operation

- Motion operation requires nodes to be "synchronized"
- Transactions based on synchronized periodic update cycle
- Controller to Controller transactions

Update Period

Motion Task (Master)

Ethernet

Motion Task (Slave)

Controller to Controller Transactions

Task Synchronizing

- Tasks synchronized to 1588 clock with hardware support
- Target Time register loaded with "Update" start time
- Interrupt occurs when 1588 clock equals start time
- New target time loaded to repeat cycle

Task Synchronizing Circuit

9

Synchronized Outputs

- Output is asserted/deasserted based on motion position
- "Planner" interpolates on/off position and translates to on/off time
- Controller sends "schedule" to output module
- Output module asserts/deasserts output at "scheduled" time
- Output module clock is synchronized to controller clock

10

GPS as GrandMaster

- Ethernet adapter modified to interface to GPS receiver
- Receives Pulse-Per-Second and UTC from receiver
- Local 1588 clock synchronized to GPS clock
- Results: 500 nsec accumulated jitter

(M) Time Master
(S) Time Slave

11

Demo Pedestal

12

132

IEEE1588 proposal for Metro Ethernet Enterprise Solutions

IEEE1588 Sept 24 2003 workshop presentation

Glenn Algie
Nortel Networks, Wireless Technology Labs
Sept 24 2003

NØRTEL
NETWORKS

Why IEEE1588 Enhancements ?

Problem Statement:
– Transition is now occurring from Circuit to Packet in the Metro
– Ethernet edges are replacing the Traditional E1/T1 circuit demarcation (803.3ah)
• **Timing sensitive services that used the Circuit/Sonet/SDH timing references can't transition to Ethernet edge without a packet based Precision timing reference. New timing sensitive packet based services are also emerging.**

Solution Proposed:
• **NORTEL NETWORKS proposes that IEEE1588 be adapted for this need. Positioned as a Precision timing service over Metro Ethernet demarcations into Enterprise VPN (Virtual Private Network).**
• **Slight enhancements to the IEEE1588 Standard are proposed here for these Metro applications.**
• **1588 timing payloads are extensible to any frame/cell transport.**
• **Does not replace NTP. Interworking is expected.**

IEEE1588 enables timing sensitive end services on Enterprise VPNs to utilize Metro Ethernet Solutions

NØRTEL
NETWORKS   NORTEL NETWORKS - Advanced Technology Labs   IEEE1588 NortelNetworks 09242003 - 1

Typical IEEE1588 transport overlays on Metro Ethernet Architecture

Device Ownership	Timing Servers	Timing Adaptations	Timing Sensitive Services/Devices
Metro Provider	X,Y	F, G, H	F, G
Enterprise User	Z	C, E	A, B, C, D, E

NORTEL NETWORKS - Advanced Technology Labs   IEEE1588 NortelNetworks 09242003 - 2

Metro Ethernet 1588 Timing Service Dimensions

Precision Timing Service Components:
- Timing Sourcing edge point(s)
- Timing Recovery/Adaptation edge points
- Timing Sensitive Service edge points

Management/ownership options:
- Enterprise managed endpoint
- Metro Provider managed endpoint
- Hosted Service provider endpoint

Variety of Metro Ethernet Network Technologies:
- core distribution vs. collector edge, Ring vs Mesh deployments
- L1/L2 transport technology variety has performance impact on IEEE1588 PTP flows

- **Precision Timing Service Components span management boundaries**
- **A multivendor timing solution requires a Standard**
- **Variety of Metro Ethernet technologies affect end-end performance**

NORTEL NETWORKS - Advanced Technology Labs   IEEE1588 NortelNetworks 09242003 - 3

Metro Ethernet Network Technologies

Typical Metro Network Elements:
- DWDM Metro optical cores in most cities in North America
- Variety of Mesh or Ring optical configurations in Metro Primary distribution core and Metro Secondary collectors
- Spans the dense City Metro fanning out to urban and suburban areas
- Further subtending pt-pt and pt-mpt optical and copper hybrid circuits/packet based feeders

Metro Ethernet Ring/Mesh Transport technologies & influences
- Ethernet over Sonet/SDH (X.86/GFP) – Sonet/SDH switched at each hop
- Ethernet/MPLS Mesh – L2 switched/queued at each hop
- RPRMAC (802.17) – L2 switched at the edge then express forwarding around the ring .

Metro Ethernet last hop technologies
- Native Ethernet (802.3ah), Ethernet over DSL
- E1/T1/T3 Circuit interfaces still at the Small/Medium Enterprise premises
- End User/Enterprise Ethernet MAC layer is transparently bridged over the Metro Ethernet

- **Metro Ethernet deployment options are Metro Provider specific**
- **A Variety of Packet and Optical technologies are used**
- **Impairments to the bridged Ethernet MAC can be quantified**

Metro Ethernet Technologies impacts on IEEE1588 PTP flows

- **PTP Flows impacted with:**
  - Fixed Packet Latency, plan for 0.5 - 50 Millisecond
  - Variable Packet delays, "packet jitter", plan for 0.5 - 3.5 Msec
- **Novel Techniques exist that can tolerate and filter out these impacts in the timing service components.**
- **Packet QOS treatments in the Metro edges and core switching points exist to minimize packet forwarding affects.**
- **In progress Nortel Technology Labs field test findings show the affects can be filtered and recovered to parts per billion level of stability on typical Metro Ethernet Solutions!**
  - Nortel Technology Lab running it now over a typical public Ottawa (Ontario Canada) Metro Ethernet service.
  - A multi tiered DWDM and RPRMAC and L2 switched cumulative set of technologies applied. 20-30 Metro/Enterprise devices.

- **Modern technologies and techniques can tolerate Metro Network affects on the precision timing packets**

IEEE1588 impacts to enable a Metro Ethernet Enterprise VPN use case.

Key revision items needed for a Metro Ethernet use of 1588:
- **Capture Metro Ethernet "Boundary clock" deployment rules**
- **Add packet latency and packet delay variation boundary conditions.**
- **Allow subsecond rate granularity of the timestamps based messages.**
    - Propose a new bit/field parameter in spare octet of Sync, Delay_req message.
    - Bit "0" value means existing seconds based granularity for the existing "rate" field.
    - Bit "1" value means 10 or 100 millisecond based interval rate for the existing "rate" field.

Additional Standards items:
- **Seek necessary reserved identifiers such as Ethertype and/or Multicast from IEEE Registration Authority for IEEE1588 payloads.**
    - Is a unique Ethernet multicast address enough?
    - Some scenarios deployable where no UDP/IP stack exists!
- **ITU-T SG15 Q13 address synchronization service needs over asynchronous (packet) transport. Packet based timing transport rules could be worked here.**
- **Informative presentations into MEF, ITU-T, 802..., and Telecom Industry conferences as appropriate.**

Next steps

- **Seek IEEE1588 and Telecom Industry user/vendor sponsorships for this proposal.**
- **Propose to IEEE1588 Chair for a PAR revision project.**
    - Review by Registration Authority, include new Ethertype and/or multicast address needs in the request
- **Liaisons and informative presentations as needed with IEEE802.3, 802.1, 802.17, MEF and ITU-T SG15. Also other industry conferences as appropriate to spread the word.**

Telecom Industry Target Objective:
- **Enable timing sensitive edge services to utilize the cost effective value of Metro Ethernet solutions.**
- **Make the packet timing service a "no brainer" for Metro Enterprise solutions. Make it better or equal to the network derived timing performance of legacy E1/T1/Sonet/SDH that Metro - Enterprise demarcations had.**

136

Backup slide –
Proposed revision to "syncInterval" octets

- Backward compatible enhancement to Sync and Delay_Req Messages
- Add a "intervalGranularity" octet into spare octet
- intervalGranularity definition:
  0: second (default)
  1: 10 millisecond
  2: 1 millisecond

	SOF	N	Octet N	Octet N+1	Octet N+2	Octet N+3	Type (Informative)	Field Name Clause 8.2 and 8.3
current	122	80	00	00	00	H0 H1	Integer8	syncInterval
proposed	122	80	00	K0 K1	00	H0 H1	Octet| Integer8| Octet| Integer8	intervalGranularity| syncInterval

NORTEL
NETWORKS

Appendix A

The followings are approximate transcripts of the questions and answers following each of the presented papers at the IEEE 1588 workshop held on Sept. 24, 2003.

Paper 1: Boundary Clock Implementation: Holmeide.

Q: How does flow control influence the access to the Ethernet and synchronization?
Holmeide: This relates to the specifics of an Ethernet switch chip set and whether it can be used to disable communication. I don't want to end up with the drop link being disabled just when I wand to send a crucial time sync packet. So flow control is useful not for halting general traffic but rather to control synchronization traffic... It can be a tool to help be sure the switch is silent in preparation for sending a sync packet.
Q: Do we need the hardware assist and the accuracies in industrial controllers and silicon?
Holmeide: Most applications are targeting milliseconds and will be for a long time therefore most will be enabled in software. I have seen initiatives from silicon manufactures to implement the hardware and that will be great. The number of gates needed is small.

Paper 2: Extending IEEE 1588 to fault tolerant synchronization with a worst-case precision in the 100 ns range: Kero, Holler and Sauter.

Q: What is the difference between using time information from all clocks vs. a master slave principle as in 1588,
Kero: If you have a guaranteed master clock with say an atomic clock and a 1588 net then you are in the same range and you are fine. However if you have a few clocks of different quality and maybe one fails then the transient will be worse. An ensemble may work better in this case.
Q: Processing overhead?
Kero: It is not an issue since the sync is only every 10 seconds.
Q: The issue is not the delay through the PHY it is the asymmetry.
Kero: We know all the relevant times in transit through the switch so we know all the needed questions. (There were further questions deferred due to time)

Paper 3: Consequences of Redundant Structures PTP: Winkel.

Q: Question about the kinds of redundancy being considered.
Winkel: The rapid spanning tree is a fine solution for high-end systems but in industrial automation we need 10-millisecond recovery.
Q: Is the SC65 proposal going to be a competing standard?
Winkel: We would like to open an IEEE PAR to address this issue. In SC65 the view is wider, beyond time sync. SC 65 is to define what real-time means and then to bring the issues to the 1588 committee.

Paper 4: A solution for fault-tolerant IEEE 1588: Allan, Lee

Q: No questions

Paper 5: Impact of Switch Cascading on Time Accuracy: Mueller, Weber

Q: You are proposing eliminating UDP and IP and running directly over Ethernet
Weber: Yes

Paper 6: IEEE 1588 and Network Devices: Mohl.

Q: Your SNMP proposal is it similar to the 1588 equivalent and do you implement traps?
Mohl: It covers the same information and we do not implement traps at present.

Paper 7: A frequency compensated clock for Precision synchronization using IEEE 1588 protocol and its application to Ethernet: Balasubramanian, Harris, Moldovansky.

Q: What about start up where there may be large differences?
Moldovansky: There needs to be a separate algorithm for big start up situations. We see at most 6-7 seconds pull in for the transients we see. Rockwell has a proprietary system that does have a fast pull in for start up. We may apply it to this environment as well.

Paper 8: IEEE-1588 Node Synchronization Improvement by High Stability Oscillators: Eidson, Hamilton.

Q: Is there provision for a burst mode in the protocol to allow compensation for some of the effects mentioned today?
Eidson: There is a burst mode in the standard allowing either slaves or master to increase the rate of sync message. It was put in to allow more rapid recovery in the event of the need to recompute parameters.
Q: In the direct case you reported 15 ns standard deviation with good oscillators. What could be done to improve this?
Eidson: The oscillators we used had x1000 headroom. To do better you will need a finer resolution on the clock. I am not optimistic about reaching one or two nanoseconds.

Paper 9: Time Correlation using network based data acquisition onboard a Military Test Vehicle: Dai, DeSelms, Grozalis.

Q: (Question could not be heard on the tape)
Dai: We have built the first prototype to bridge to existing systems. We have not completed the time synchronization portion.
Q: We had same connector problem.
Dai: The problem is standardization on a single connector.

Paper 10: Implementation of IEEE Std.-1588 in a Networked I/O Node: Shepard.

Q: Did you tweak the standard?
Shepard: We did not tweak it but we may have used elements in odd ways.

Paper 11: Application of IEEE 1588 to Distributed Motion Control: Harris, Balasubramanian, Moldovansky.

Q: Being a part of Rockwell are you part of the CIPSync definition
Harris: Yes
Q: How did you use burst?
Harris: We used it to speed up the clock synchronization during pull in.
Q: How much did this help?
Harris: We improved from 20-second pull in to about 4 seconds.

Paper 12: Proposal for IEEE 1588 use over Metro Ethernet Layer 2: Algie.

Q: Operating with voice packet networks that use RTP?
Algie: RTP does include timestamps but only to milliseconds alignments. We use NTP derived clock now. Think 1588 will interwork with these. My concern is with video and similar.
Q: (Question could not be heard on the tape)
Algie: For voice over IP could use derived clock from 1588 but could use NTP. For more precise things like cell sites we think we can use 1588.
Q: Are your pictures US centric or worldwide?
Algie: It is similar everywhere.

IEEE 1588 Prototype Demonstration

Hirschmann Electronics GmbH & Co. KG

Automation and Network Solutions

T. Gramann

IEEE 1588 Network

Demonstration for the Application of IEEE-1588 to Distributed Motion Control

Steven A. Zuponcic
Rockwell Automation
September 24, 2003

Rockwell Automation

IEEE-1588 Demo for Distributed Motion Control

- Distributed Chassis Clocks are Synchronized to within 100ns of each other
- Motion Reference Data is Produced in the Master Chassis and Consumed in the Slave Chassis
- Task Execution in Master Chassis is Synchronized with Task Execution in Slave Chassis to Produce Smooth, Precise, Coordination

Setup to show effects of oscillator quality on synchronization

Agilent Technologies prototype clock

Clock resolution: 25 ns

Oscilloscope

1 PPS signal

Clock A
Low variance

Clock B
Low variance

Clock C
Low cost

143

Final Participants List

Glenn Algie
Nortel Networks
3500 Carling Ave.
Ottawa, Ontario,   K2H 8E9
CANADA
(613) 763-2211
algie@nortelnetworks.com

Geoffrey Allan
Dependable Real Time Systems Ltd.
The Innovation Centre
Sheffield S1 4Dp,
UNITED KINGDOM
(44) 1142232301
44/1142232301
jeff.allan@drts.co.uk

Fred Balady
Intel Corporation
1515 Route Ten
Parsippany, NJ   07054
USA
(973) 967-6617
fred.balady@intel.com

Christopher Chang
Netsilicon, Inc.
400 Waverley Oaks Road
Waltham, MA   02452
USA
(781) 647-1234
781/893-1338
cchang@netsilicon.com

Muhammad Saeed Chaudhry
Nortel Networks
20410 Century Blvd.
Germatown, MD   20874
USA
(301) 528-3233
301/528-3298
mchaud@nortelnetworks.com

Jiwang Dai
L-3 Communications
1515 Grundy's Lane
Bristol, PA   19007
USA
(267) 545-7037
jiwang.dai@1-3com.com

Patrick Diamond
Semtech Corp.
200 Flynn Road
Camarillo, CA   93021
USA
(805) 480-2188
805/498-5621
pdiamond@semtech.com

John Eidson
Agilent Technologies
3500 Deer Creek Rd.
Palo Alto, CA   94304
USA
(650) 485-4263
650/485-3894
john_edison@agilent.com

Mark Elliott
Symmetricom
3750 Westwind Blvd.
Santa Rosa, CA   95403
USA
(707) 636-1931
melliot@symmetricom.com

Doug Fowley
GE Industrial Systems
1501 Roanoke Blvd.
Room 281
Salem, VA   24153
USA
(540) 387-8598
540/387-8651
douglas.fowley@indsys.ge.com

Michael Gerstenberger
KUKA Development Labs
2619 Product Drive
Suite 104
Rochester Hills, MI   48309
USA
(248) 844-0561
248/853-0707
michaelgerstenberger@kukadevlabs.com

Grant Gilchrist
GE Energy Services
2728 Hopewell Place, NE
Calgary, Alberta,   T1Y 1G6
CANADA
(403) 214-4519
403/287-7946
grant.gilchrist@ps.ge.com

James Gilsinn
NIST
100 Bureau Drive
Mail Stop 8230
Gaithersburg, MD   20899-8230
USA
(301) 975-3865
301/990-9688
gilsinnj@cme.nist.gov

Barbara Goldstein
NIST
100 Bureau Drive
Mail Stop 8103
Gaithersburg, MD   20899-8103
USA
(301) 975-2304
301/975-4091
barbara.goldstein@nist.gov

Chris Guo
3eTI
700 King Farm Blvd.
Rockville, MD   22182
USA
(301) 944-1294
eguo@3eti.com

Bruce Hamilton
Agilent Technologies
Box 10350
MS 24M-A
Palo Alto, CA   94303
USA
(650) 485-2818
650/485-4917
bruce_hamilton@agilent.com

Ken Harris
Rockwell Automation
1 Allen-Bradley Dr.
Mayfield Hts., OH   44124
USA
(440) 646-3621
440/646-3258
krharris@ra.rockwell.com

Oyvind Holmeide
OnTime Networks AS
Gladsvei 20
Oslo 0489,
NORWAY
(47) 22090304
47/22090310
oeyvind@ontimenet.com

W. Harrell Huckeba
Symmetricom, Inc.
3750 Westwind Blvd.
Santa Rosa, CA   95403
USA
(707) 636-1937
hhuckeba@symmetricom.com

Dominic Iadonisi
Hirschmann USA
55 Oakmont
Auburn Hill, MI   48326
USA
(248) 852-0338
diadonisi@hirschmann-usa.com

Roy Jackson
GE Industrial Systems
1501 Roanoke Blvd.
Salem, VA   24153
USA
(540) 387-8417
roy.jackson@indsys.ge.com

Robert Johnson
Telemonitor, Inc.
9055F Guilford Road
Columbia, MD   21046
USA
(410) 312-6621
410/312-6653
robertj@telemonitor.com

John Kates
JXI2, Inc.
2308 Lake Omega St.
El Paso, TX   79936
USA
(915) 856-0241
915/856-0245
jkates@elp.rr.com

Krishna Kaza
3e Technologies International
700 King Farm Blvd.
Suite 600
Rockville, MD   20850
USA
(301) 944-1306
301/670-6989
kkaza@3eti.com

Nikolaus Keroe
Oregano Systems Ltd.
Phorusgasse 8
Vienna A-1040,
AUSTRIA
(43) 6763126964
43/856539914
keroe@oregano.at

Dennis King
GE Industrial Systems
1501 Roanoke Blvd.
Salem, VA   24153
USA
(540) 387-8322
540/387-8651
dennis.king@indsys.ge.com

Kang Lee
NIST
100 Bureau Drive
MS 8220
Gaithersburg, MD   20899-8220
USA
(301) 975-6604
301/990-3851
kang.lee@nist.gov

Ya-Shian Li
NIST
100 Bureau Drive
Mail Stop 8114
Gaithersburg, MD   20899-8114
USA
(301) 975-5319
ya-shian.li@nist.gov

John MacKay
Progeny Systems, Inc.
8809 Sudley Road
Suite 101
Manassas, VA   20110
USA
(703) 368-6107
703/331-5651
john.mackay@progeny.net

Li Mingfu
Telecommunication Labs
No 12, Lane 551
Min-Tsu Rd Sec 5, Yang-Mei
Taoyuan 326,
TAIWAN
(886) 34245181
886/34245474
mfli@cht.com.tw

Dirk Mohl
Hirschmann Elect. GmbH & Co. KG
Stuttgarter Str. 45-51
Neckartenzlingen,   72654
GERMANY
(49) 7127141622
49/71271400
dmohl@nt.hirschmann.de

Anatoly Moldovansky
Rockwell Automation
1 Allen-Bradley Dr.
Mayfield Hts., OH   44124
USA
(440) 646-5369
440/646-3076
amoldovansky@ra.rockwell.com

David Moyer
Semtech Corporation
958 Spring City Road
Phoenixville, PA   19460
USA
(610) 792-9395
610/948-2945
dmoyer@semtech.com

Lee Ng
Agilent Technologies
3500 Deer Creek Road
Palo Alto, CA   94304
USA
(650) 485-5726
650/485-6522
lee_ng@agilent.com

Wanda Reiss
NetSilicon
411 Waverley Oaks Road
Suite 304
Waltham, MA   02452
USA
(781) 398-4508
wreiss@netsilicon.com

Silvana Rodrigues
Zarlink Seminconductor
400 March Road
Ottawa, Ontario,   K2K 3H4
CANADA
(613) 270-7590
613/592-1010
silvana.rodrigues@zarlink.com

Martin Rostan
Beckhoff
Ostendstr 196
Nuremberg 90482,
GERMANY
(49) 9115405611
49-9115405629
m.rostan@beckhoff.com

Michael Rupert
Zarlink Semiconductor
400 March Road
Ottawa, Ontario,   K2K 3H4
CANADA
(613) 270-7347
michael.rupert@zarlink.com

Paul Rushton
Semtech Corp.
Units 2 & 3
Park Court, Premier Way
Romsey, Hampshire,   S051 9DN
UNITED KINGDOM
(44) 1794527600
441794527601
prushton@semtech.com

Mark Shepard
GE Drives & Controls, Inc.
1501 Roanoke Blvd.
Salem, VA   24018
USA
(540) 387-8710
mark.shepard@indsys.ge.com

Paul Skoog
Symmetricom
3750 Westwind Blvd.
Santa Rosa, CA   95403
USA
(707) 636-1955
707/527-6640
pskoog@symmetricom.com

Eugene Song
NIST
100 Bureau Drive
MS 8220
Gaithersburg, MD   20899-8220
USA
(301) 975-6542
301/990-3851
ysong@cme.nist.gov

James St. Pierre
NIST
100 Bureau Drive
Mail Stop 8111
Gaithersburg, MD   20899-8111
USA
(301) 975-2403
301/948-5796
jimstp@nist.gov

Bradley Van Eck
International SEMATECH
2706 Montopolis Drive
Austin, TX   78741
USA
(512) 356-3981
512/356-7848
brad.van.eck@sematech.org

Milan Vlajnic
Nortel Networks
20410 Century Blvd.
Germantown, MD   20874
USA
(301) 528-3228
milan@nortelnetworks.com

Karl Weber
Siemens A&D SE
Wuerzburger Str 121
Fuerth 90766,
GERMANY
(49) 1712307569
49/9117502100
karl.weber@siemens.com

Adam Wertheimer
Telcordia Technologies
100 North Road
Chester, NJ   07930
USA
(973) 829-2635
973/829-2622
adam.wertheimer@telcordia.com

Joseph White
U.S. Naval Research Laboratory
4555 Overlook Ave., SW
Washington, DC   20375
USA
(202) 767-5111
202/767-4050
joe.white@nrl.navy.mil

Ludwig Winkel
Siemens AG
Siemensallee 84
Karlsruhe 76181,
GERMANY
(49) 7215956098
49/7215954938
ludwig.winkel@siemens.com

Steven Wissler
Industrial Ethernet Net. Guide
1322 Marie Ave.
Ephrata, PA   17522
USA
(717) 738-2724
stevew@godfrey.com

Stan Woods
Agilent Technologies
3500 Deer Creek Road
Palo Alto, CA   94304
USA
(650) 485-5067
650/485-8670
stan_woods@agilent.com

Gary Workman
General Motors CCRW
30300 Mound Road
M/C 480-109-267
Warren, MI   48090
USA
(810) 602-9918
586/947-2268
gary.c.workman@gm.com

George Zampetti
Symmetricom
2300 Orchard Parkway
San Jose, CA   95131
USA
(408) 428-7835
925/383-1814
gzampetti@symmetricom.com

Steven Zuponcic
Rockwell Automation
1 Allen-Bradley Drive
Mayfield Hts., OH   44124
USA
(440) 646-5384
440/646-3076
sazuponcic@ra.rockwell.com