



U56 NO.6161 1997



یر NIST Internal Report 6161

Display Forum '97 Workshop Proceedings - October 20, 1998 Gaithersburg Hilton, Gaithersburg, MD

John W. Roberts Editor

Information Technology Laboratory

National Institute of Standards and Technology Gaithersburg, MD 20899

October 1997



U.S. Department of Commerce William M. Daley, Secretary

Technology Administration Gary R. Bachula, Acting Under Secretary for Technology

National Institute of Standards and Technology Raymond G. Kammer, Director



DISPLAY FORUM '97

October 20, 1997 Gaithersburg Hilton Gaithersburg, MD

Jointly sponsored by: Information Technology Laboratory NIST U.S. Department of Commerce STAND

Video Electronics Standards Association (VESA)

Editor: John Roberts NIST



Display Forum '97

Contents

I. Preface & Acknowledgements A Letter from the Executive Director of VESA

II. Summary

III. Workshop Agenda

IV. List of Attendees

V. Morning Session - Introductions Keynote Address VESA Overview NIST Overview

VI. Track I: Display Interface Workshop

VII. Track II: Display Measurement Workshop

VIII. Afternoon Session - Conclusions

Keynote Address Market Report / Survey Panel Discussions Proposals for Future Development Closing Remarks

I. Preface & Acknowledgements

The Display Forum '97 Workshop was conceived as a means of collecting and disseminating information on the display industry. Some of the topics have been discussed in industry standards meetings - the purpose of this workshop was to devote time to explore them outside the normal format of a standards meeting, and to invite participation from outside the traditional standards organizations. The topics of focus were:

- Today's technology and future trends
- Current standards and near-term developments
- Future needs (standards and technology)

The workshop was jointly hosted by the Information Technology Laboratory (ITL), part of the National Institute of Standards and Technology (NIST), and by the Video Electronics Standards Association (VESA). NIST has participated in the display standards effort at VESA since January, 1994. VESA, an international fast-track industry standards organization with a primary emphasis on display technology, was established in 1989, and was recently approved as a Publicly Acceptable Submitter (PAS) under the JTC100 ANSI establishment.

The morning session started with a keynote address and overviews of display research, development, and standardization at VESA and NIST. Part of the morning session was divided into two parallel tracks, representing the chief areas of interest of the majority of the participants:

- <u>Track I</u> was directed toward display interfaces and display interface standards, together with related technology issues.
- <u>Track II</u> covered the latest developments in the measurement of flat panel (and CRT) displays.

The morning session consisted of presentations by members of the display community. Tours of the display-related laboratories at NIST were made available at lunchtime, and in the evening. The afternoon session started with a keynote address on the current state of the technology and the market, followed by a report on results of a survey on display issues conducted for the workshop. A panel discussion followed, giving all the participants an opportunity to pose questions for discussion and for answers from a number of key industry experts. An open "brainstorming" session produced a set of conclusions and goals for the future. After closing comments, there was a reception, and company exhibitors demonstrated their products.

We would like to thank Carlos Grinspon of the Advanced Technology Program at NIST for his sponsorship of display-related projects within ITL that made the ITL participation in this workshop possible; the ITL management and its director, Dr. Shukri Wakid, for support of this work, the assistance of Ed Kelley in EEEL in organizing the measurement-related technical session and lab tours; the VESA Board of Directors and Executive Director for their support of the workshop, and the extensive efforts of organizers Molly Klupfell and Cathy Egan in planning, recruiting, and logistics. We would also like to thank the many speakers and panel members who contributed their time and knowledge to this workshop, and the participants who attended. February 3, 1998

Dear Display Forum Attendee:

VESA STANDARDS was pleased to work with **NIST**, in hosting **Display Forum '97**, held on October 20, 1997. This unique forum, whose speakers and invited guests presented the latest information and developments in the display industry, gave us a chance to offer up-to-the-minute information to our members and other interested participants supporting growth and development of the best technology has to offer. We would like to sincerely thank everyone who participated, and the industry specialists who presented.

On the following pages you will find a proceedings package which contains presentations and summaries from the workshop. It is our sincere hope that the information presented will be utilized by many of you in the industry to support you technology efforts. Our sincere thanks to John Roberts of NIST, who edited these proceedings and summarized presentations for easier review.

If you have questions about the contents of any technical material presented, please contact John Roberts at NIST. His email address is roberts@cmr.ncsl.nist.gov (alias roberts@nist.gov).

For information about current and future standards that are being worked on at VESA STANDARDS, please contact Cathy Egan at VESA. Her email is cegan@vesa.org.

Again, we appreciate your interest and look forward to continuing our association throughout the coming year.

PJ Stegen Executive Director VESA STANDARDS

II. Summary

[Note: the presentations from the workshop are included in Sections V-VIII. This section is included for quick reference, and to cover items which were discussed but which did not appear on the presentation slides.]

Morning Session

The morning Keynote Speaker was Dr. Shukri Wakid, Director of the Information Technology Laboratory at NIST. His keynote address covered selected projects ITL is undertaking, and the importance of issues surrounding this work, such as the increasing importance of information networks and the Internet, the increasing value of software, ease of use of the user interface, and computer security. Embedded computing is considered to be a major area of growth, and along with immersive displays and wearable computers, will tax the capabilities of the display industry.

PJ Stegen, the Executive Director of VESA, emphasized the unique role of VESA as an open international trade organization developing standards on video displays and display interfaces. Ms. Stegen named the members of the Board of Directors, and explained the committee structure and the topics covered by the committees. She described the current standards and discussed standards soon to be released, and highlighted VESA's upcoming activities and events.

Mike Marentic of Hitachi, Chairman of VESA's Board of Directors and Flat Panel Display Interface Committee Chairman, gave a report on the FPDI Committee. FPDI was formed as a result of a NIST-hosted workshop similar in nature to Display Forum '97. The Committee has concentrated its efforts on the connector interface for integrated environments, such as notebook computers (and the internal interface to the panel in a desktop flat panel monitor). The FPDI-1 and FPDI-1B standards address existing designs, while FPDI-2 is directed toward future designs. In parallel with the connector interface work, the VESA Flat Panel Display Measurement (FPDM) Workgroup under Ed Kelley of NIST has enlisted the cooperation of key companies, of the National Information Display Laboratory (NIDL), and of other standards organizations such as EIAJ and ISO, to put together a proposed flat panel display measurement standard.

Ian Miller of IBM reported as Chair of the Plug and Display (P&D) Committee. This committee became active around the beginning of 1997, as a joint effort by the FPDI and Monitor Committees. The P&D standard addresses displays that have both analog and digital interfaces, and concentrates on external interfaces such as desktop monitors. The P&D standard is compatible with FPDI-2, and with the Monitor Committee's EVC standard. The Physical Mounting workgroup under Harry Sweere of Ergotron has developed a mounting specification for flat panel monitors.

Bob Myers of Hewlett-Packard, former Chair of the Monitor Committee, reported on monitor standards development activities. The VESA Monitor Committee has concentrated on monitors with primarily analog interface, but also addresses issues such as device ID and control that affect all types of displays. The charter and goals cover formats and timing, interface and control, and there has also been a standard on CRT display performance measurement. The Committee has long been known in industry for standards such as Display Data Channel (DDC) and Extended Display Identification Data (EDID), and for its many monitor timings - other VESA Monitor standards have also played an important role in the industry. Recent efforts include development of the Enhanced Video Connector (EVC), a highperformance analog video interface that also includes USB/1394, audio, and stereoscopic 3D among other features; a Generalized Timing Formula (GTF); the Monitor Control Command Set (MCCS); and a standard for stereoscopic display hardware. The Monitor Committee continues to sponsor "plug tests" (compatibility test meetings that include seminar briefings).

John Frederick of Compaq, Chair of the VESA PC Theatre Committee, presented a PC Theatre Committee report. The PC Theatre concept encompasses development of a home entertainment device which merges the functions of multimedia computing and television. Using the VESA standards plus IEEE 1394 and USB as resources, the Committee aims to develop a useful standard which will allow the manufacture of compliant computing and display components. Once the standard is in place, the Committee plans a series of plug tests to allow manufacturers to check compatibility.

Joel DiGirolamo of Lexmark reported on the Home Network Committee. The home network concept provides for digital automation of devices in the home, connected by a network. Devices such as compact disc player and PC require high speed communications, while other devices such as lamps and water heaters can get by with lower speed communications. Local clusters can use IEEE 1394, while "backbone" paths will require modified 1394.

John Roberts reported on the Display Interface and Technology research within the Information Technology Laboratory (ITL) at NIST. The charter of the project is to conduct laboratory research on display interfaces and advanced display technology, to support development of VESA standards, and to develop technology for measurement of electrical signals, timing, etc. This work complements the display programs of the EEEL and Physics Laboratories at NIST. Two specific projects were disclosed: the Resolution Mapping Algorithm project, which seeks to investigate the properties of remapped images on a flat panel or other fixed pixel display through the development and repeated modification of a remapping algorithm, and the Display Interface/Technology Testbed project, which is developing instrumentation to insert "noise" and other stimuli into the signal path of a display, and record the result - this technology can be replicated in industry, to determine display signal tolerance characteristics and enable uniform signal tolerance specifications.

Ed Kelley of the Electical and Electronics Engineering Laboratory (EEEL) at NIST reported on the metrology work of his Flat Panel Display Laboratory. The FPD Laboratory assists industry in creating standards for display measurements, and has extensive capability to develop and verify measurement techniques. Ed described the benefits of the proposed VESA Flat Panel Display Measurement standard - it gives clear descriptions, is metrologically based; it offers a "buffet" of measurements of various parameters, and of varying degrees of complexity and accuracy. FPDM emphasizes measurement techniques, not compliance requirements. Ed also noted the display work of the Optical Technology Division of the Physics Laboratory at NIST, which maintains national standards of radiometry, photometry, colorimetry, and other metrology.

<u>Track I</u>

Ian Miller of IBM, Chair of VESA's Plug and Display Committee, gave a detailed description of the features of the new Plug and Display standard, including the multiple features and the options available. Features presented include both high bandwidth analog and digital video interfaces, PanelLink(TM) low-voltage signals on the digital interface, DDC/EDID device ID, auto configuration, and hot plugging. Options include USB, IEEE

1394, and charge power. Two connector host receptacles are defined, one that supports both analog and digital signals (P&D-A/D), and one that supports only digital video interface (P&D-D). A monitor plug, compliant with the EVC analog video standard will plug into both the EVC receptacle and the P&D-D receptacle, but not the P&D-D receptacle. A P&D digital-only monitor plug will plug into a P&D-A/D or a P&D-D receptacle, but not an EVC receptacle. Together, EVC and P&D provide for hosts that can provide analog-only, digital-only, or both analog and digital video signals, and monitors with digital or analog video inputs (it is considered that there would be no purpose in building a monitor with both analog and digital video inputs). A monitor and a host that do not use compatible signals will not physically connect. Ian's presentation included a paper co-written with Shaun Kerigan of IBM, giving an additional technical description of P&D.

James Kim of Silicon Image presented a paper on the PanelLink(TM) technology used in VESA's Plug and Display and FPDI-2 standards. Within the standards, the transmission protocol is called Transition Minimized Differential Signaling (TMDS). PanelLink transmits digital data as differential low-voltage signals, with control signals encoded following a patented protocol, and a Digital Phase Lock Loop (DPLL) permits multiple bits of data to be transmitted per cycle of the transmission clock. The recommended implementation of the current drive benefits EMC, and low-voltage swing and impedance can be adjusted to meet specific needs. The paper described the capabilities of current and future devices, and explored potential future applications.

Larry Kopp of AMP, a VESA Board member, described the AMPSLIM 1.25mm connector, which was chosen as the connector for the VESA FPDI-2 standard. The connector is noted for an extremely low profile. Contacts are tin plated - for applications needing more than 30 cycles, a gold plated interface could be implemented. The receptacle can be used with discrete wires, twisted pair wires, or flexible printed circuits. The connector has been characterized up to 6 GHz. This is an open standard - other manufacturers can duplicate the connector interface.

John Frederick discussed the proposed VESA PC Theatre standard. The planned specification includes a high resolution computing device, connected to a progressively scanned large (television-size) display. Wireless input devices provide control. The P&D Standard connector is used to connect computing device and display. The device can operate in different modes, for both PC graphics and television mode functionality. The presentation included typical system configurations. The PC Theatre Committee has established a liaison with the Consumer Electronics Manufacturers' Association (CEMA) a related standards group, to insure agreement on a single realization.

Carlos Grinspon of the NIST Advanced Technology Program (ATP) gave an introduction to the ATP. This organization seeks to stimulate economic growth through cost-shared partnerships with industry, to develop high risk and enabling technologies. The target is technology areas that have high potential, but which also carry such a high risk that industry is unwilling to pursue them alone. ATP offers both general competitions (for all technologies and industries), and focused program competitions (directed toward one of the specific areas for which there has been enough interest to justify the formation of a focused program). ATP has provided significant funding in the areas of display and electronics, among others, and welcomes new proposals. Carlos said for more information, refer to the contacts in the presentation, including the web page at http://www.atp.nist.gov .

Joel DiGirolamo gave a presentation with extensive examples of how the Home Network concept would work. An overall access network reaches into a backbone network which spans an entire house with a high bandwidth, ~100 meter link to local digital clusters in multiple rooms. Television, telephony, and control of appliances are included. Unique wall outlets provide for connection between rooms. Important issues include bandwidth and security. Because of its widespread application, multiple industrial groups have become involved in this effort.

Dr. Bruce Gnade of the Defense Advanced Research Projects Agency described the DARPA High Definition Systems (HDS) program. DARPA is concerned with availability of advanced devices for purchase by the Department of Defense. Components can often be bought off the shelf, but in some cases there is a need for improved performance, readiness, and reliability. The HDS program considers one of the main issues to be how fast the user can assimilate data - the display being one of the critical elements in this process. In the past there had been greater emphasis on "dual-use" (civilian and military) applications - DARPA is now more oriented toward specific military applications. The emphasis of the program is on technology development, not manufacture. The immediate goal is to accelerate the development of flexible, rugged displays. Some of the technologies being explored are organic electroluminescent displays, reflective displays, self-assembled electronics, large plasma displays, organic LEDs, and non-traditional substrates such as plastic and flexible stainless steel. HDS would like to make use of commercial standard interfaces, such as P&D/FPDI-2. DARPA would like industry to be aware of the technologies it will require, as a possible influence for the future direction of technology development.

Track II

Steve Brown from the Optical Technology Division of the Physics Laboratory at NIST discussed the NIST Calibration Scheme for Colorimetry of Displays. The uncertainties in color measurement have led to a need for improved accuracy to facilitate applications requiring precise color reproduction. The objectives are to establish NIST calibration services for color measuring instruments for display colors, and to develop the needed instrumentation and methodologies for this service. The presentation described new measurement methods and evaluated their performance.

Hector Lara of Photo Research gave a presentation on Display Measurement Techniques and Standards. His paper discussed the need for reliable flat panel display measurements, then described the optics of three measurement approaches: Prichard Spot Optics, Fourier Optics, and Collimated Optics. The implications of the twelve parameters or "f-functions" recommended by the CIE (International Commission on Illumination) for evaluation of light measuring devices were considered, and the various bodies of experts in the field listed.

Mike Brill of the National Information Display Laboratory (NIDL) discussed a Procedure to Verify Digital Color Systems. The problem addressed was how to verify the degree of success in reproducing colors on a new device. The objective was to detect digital protocol errors, and to avoid confusing the results of these errors with other error sources. An approach is the use of adaptive color test patterns - find the digital inputs needed to produce specified colors on a standard video display unit (VDU), then feed these inputs to a test VDU and compare the results. The presentation described the mathematics needed for this procedure, and gave an example.

Mike Grote of NIDL reported on a flat panel measurement round robin that had been conducted using two NIDL notebook computers (one passive matrix, one active matrix) which were sent around to a number of different labs, where a suite of basic measurements were performed according to a specified procedure. Measurement equipment from a wide variety of manufacturers was used, and results were reported on a form of the type to be included in the VESA FPDM standard. Setup conditions were found to be crucial to the reproducibility of measurements. A mathematical analysis was applied to the results. With some exceptions, the degree of uniformity of measurements was greater than expected. A second round robin has been initiated.

Joe Lee Frank, Director of Operations at NIDL, gave a presentation on the need for FPD measurement standards. The end goal is that an end user can buy a display, turn it on, and the display will perform as desired. Results will depend on both display and systems standards. The FPDM standard is considered to be a major accomplishment in this area. Joe Lee predicted that projection displays will play an increasingly important role in the future. NIDL was formed seven years ago, to facilitate the use of displays by government users. NIDL foresees displays of the future with better image quality and more "intelligence", millions of pixels, stereo and video for some applications. Collaborative display systems for simultaneous use by multiple users will be meters to tens of meters across, have up to hundreds of millions of pixels, and be visible in ambient office lighting. Because of the demanding needs of human perception, and the sometimes life-and-death importance of correct image analysis, high quality displays will be essential, and good performance measurement will help to make sure they are available.

Paul Boynton of the EEEL at NIST described Interference Filter Testing for Color Measurement Accuracy. The idea is that interference filters can be used to evaluate light measuring devices (LMDs). Light from an integrating sphere serves as the source - it passes through a neutral density filter, then a diffuser, then the interference filter and an aperture, after which it is detected by the LMD. Proper alignment and linearity are important issues. Results of actual measurements were presented, and the sources of error were discussed.

George Jones of the EEEL at NIST discussed Display Reflection Characterization. The objective he stated is to evaluate the method of measuring undesirable reflection from the face of a display. With typical anti-reflection treatments, a bright light is typically reflected from a FPD as a fuzzy blob. The three-component model of reflection divides this reflection up into Lambertian (diffuse), specular (mirror-like), and haze (intermediate) components. Mathematical expressions can be used to describe each of these reflection components. The presentation described the measurement techniques used, and the results of actual measurements of reflection (Bidirectional Reflectance Distribution Function, or BRDF) as a function of angle. A specially prepared sample exhibits all three reflection components. A set of photographs showed the actual reflection.

Ed Kelley of the EEEL at NIST presented on Advantages of Using a Gloss-Black Cone Mask for Contrast and Black Measurements. The problem addressed is that an LMD is affected by light from parts of the screen that are not supposed to be viewed. To get around this problem, the Flat Panel Display Lab developed a technique of putting a hollow cone made of gloss black plastic (with the sides sloping at 45 degrees) between the screen and the LMD, to block or reflect away the light from unwanted areas of the screen. A second technique uses a black plastic strip laid directly onto the screen. Use of these techniques makes possible a great improvement in contrast measurements.

Afternoon Sessions

Mitch Halpern of SRI Consulting provided insight on the current status and the future of the display industry. The focus of the talk was on LCDs versus alternative display technologies, and whether alternative technologies can catch up to the entrenched position of LCDs. Mitch pointed out the fallacies that people often fall into when trying to predict the future of a particular technology.

Mark Kirstein of In-Stat reported on the results of a survey of attendees, showing what they believe the future holds for the display industry, and what issues they believe should be addressed. The survey responses include both the technical and the business issues facing the industry, as well as the roles of traditional computing and video / television.

[The Panel Discussion, Proposals for Future Development, and Closing Remarks are summarized in the following sections of the proceedings.]

III. Workshop Agenda

-

3

.

SPEAKER SCHEDULE FOR DISPLAY FORUM - FALL'97

Date: Monday, October			r 20, 1997				
Location: Gaithersburg Hil		Gaithersburg Hil	ton, Gaithersburg, Maryland (near Washington D.C.)				
<u>Sc</u>	hedule						
8:(00 a.m-8:15 a.m.	Keynote Speake	Pr				
		Dr. Shukri Wal	cid, director of Information Technology Lab, NIST will				
		deliver an inform	native address on "Emerging Trends in Information				
_		Technology".					
8:	l5 a.m8:45 a.m.	VESA overview	: "Future Display Directions"				
		PJ Stegen	VESA Executive Director				
		Mike Marentic	Hitachi, Flat Panel Display Interface Committee				
		L - ACIL-	Chair IDM Plus & Display Committee Chair				
		Ian Miller	IBM, Plug & Display Committee Chair				
		Loba Eradariak	Compage VESA PC Theatra Committee Chair				
		John Frederick	Leymark Intl. Home Network Chair				
8.4	5 a m - 0:05 a m	NIST overview	Lexinark, Int., Home Network Chan				
0.2	J a.m9.05 a.m	Ed Kelley	NIST Flat Panel Display Measurement				
		John Roberts	NIST Display Interface Laboratory				
9:()5 a.m	Break out into Pa	arallel Tracks I & II				
9:1	l5 a.m12:30 p.m.		Track I: Display Interface Workshop				
1.	Ian Miller, IBM		"VESA Plug & Display: A New Video Interface Standard"				
2.	James Kim, Silicon In	nage	"VESA P&D TMDS (PanelLink Technology) and its				
			Applications for Flat Panel Displays"				
3.	Lагту Корр, AMP		"AMPSLIM 1.25mm Connector for the VESA FPDI-2 Flat				
			Panel Display Interconnect Standard"				
4.	John Frederick, Com	paq	"PC Theatre Initiative—Open Industry Interconnect				
_			Standards for the Convergence of the TV and PC"				
5.	Carlos Grinspon, NI	ST .	"Introduction to the Advanced Technology Program"				
6. 7	Joel DiGirolamo, Le	xmark Internationa	al "1394 and the VESA Home Network"				
7.	Bruce Gnade, DARP	A	"HDS Program and Future Vision"				
9:15 a.m12:30 p.m.			Track II: Display Measurement Workshop				
1. S.W. Brown,NIST 2. Hector Lara Photo Research			"NIST Calibration Scheme for Colorimetry of Displays"				
2. Hector Lara, Photo Research 3. Mike H. Brill NIDI			"Display Measurement Techniques and Standards				
э. л	 Mike H. Brill, NIDL Mike D. Grote NIDL 		"Procedure to Verify Digital Color Systems" "Flat Panel Display Measurement Round Robin Results"				
4. 5	I Frank NIDI		"After FPD Measurement Standards"				
5. J.L. Frank, NIDL 6. Paul A. Boynton NIST			"After FPD Measurement Standards" "Interference Filter Testing for Color Measurement				
0.	radi A. Doynton, Me		Interference Filter Testing for Color Measurement				
7	G.R. Jones NIST		Accuracy "Display Reflection Characterization"				
8.	Ed F. Kelley.NIST		Advantages of using a Gloss-Black Cone Mask for Contras				
	,		and Black Measurements"				
12	:30 p.m1:30 p.m.	LUNCH					
		NIST pre-registe	red lab tours during lunch				
1:3	30 p.m1:45 p.m.	Keynote Speake	r				
		Mr. Mitch Halp	ern, Manager of Business Intelligence Center, SRI				
		Consulting will	speak on "Shooting at a Moving Target – Alternative Display				
		Technologies and	d LCD's."				

1:45 p.m2:15 p.m.	In-Stat Report: Mark Kirstein, director of Research, Computer Market
-	Services "Displays for Convergence" Results of attendee surveys on future
	direction and requirements in the display field presented and discussed.
2:15 p.m3:45 p.m.	Panel discussion- Critical Display Issues
3:45 p.m4:45 p.m.	Display Technology Roadmap - Proposals for Future Development
4:45 p.m5:00 p.m.	Closing Remarks - Technology Advancement and Future Vision
5:00 p.m6:00 p.m.	Conference Adjourns, NIST pre-registered lab tours
5:30 p.m7:30 p.m.	Reception and company exhibits
bib c pinn i te c pinn	

and the second s

The second se

ų

IV. List of Attendees

DISPLAY FORUM '97 ATTENDEES

2

J.

-

2

ľ

Name	Title	Company Name	Street Address	City	CT CT	
Juan Pulido-No		3M		6	5	
Ken Wolfswinkel	Market Dev. Manager	3M	6801 Riverplace blvd (M/S A130-3N-17	Austin	Υ	78726
Robert Moshrefzadeh	Research Specialist	3M	3M-Center-bldg.201-1C-18	Maplewood	NW	55144
Fred Meyer	Electronics Engineer	Air Force Research Lab	2210 8th St., bldg.146 Rm. 122	Wright AFB	НО	45433-7511
Lt. Tim Jackson	Lt.	Air Force Research Lab	WL/AAJD Old G 146 Rm122, 2210 8th st.	<pre> Wright AFB </pre>	НО	45433-7511
Larry Kopp	Manager	Amp Inc.	P.O.Box 3608	Harrisburg	PA	17105-3608
Bill Bucklen	Product Line Manager	Analog Devices	7910 Triad Center Drive	Greensboro	NC	27409
Doug Bartow	Strategic Mrkt. Mgr.	Analog Devices	7910 Triad Center Drive	Greensboro	NC	27409
Gary Hendrickson	Staff Engineer	Analog Devices	7910 Triad Center Drive	Greensboro	NC	27409
Jiang Liu	Researcher	ARL US Army Research	2800 Powder Mill Rd.	Adelphi	MD	20783
Niles Burbank	Prod.Marketing Eng.	ATI Technology	33 Commerce Valley Drive East	Thornhill, Canada	m	L3T7N6
Alan Budreau	Engineer	AWACS	3 Eglin St.,	Hanscom AFB	MA	1731
Bill Russell	Manager	Canon Information	3188 Pullman Street	Costa Mesa	CA	92626
Steve Preston	Manager Graphics	Chips & Technology	2950 Zanker Rd.	San Jose	CA	95127
John Fredericks	Electrical Engineer	Compaq	20555 SH 249	Houston	ž	77070
Giang Dao	Sr. Software Engineer	Compaq Computers	22040 SH 249	Houston	ž	77070
Ronald Schulman	Senior Engineer	Compaq Computers	MC540101, 20555 SH 249	Houston	X	77070
Wayne Mercer	Sr. Engineer	Computing Dev. Canada	P.O. Box 8508, M.S. 5324	Ottawa	NO	K1G 3M9
Ed Vambutas	Vice President R&D	Cyberchron	US RT 9, P.O. Box 160	Cold Spring	'n	10516
Bruce Gnade	Program Manager	DARPA	3701 N. Fairfax Drive	Arlington	A	22203
Larry Lee	Sr. Product Manager	Diamond Multimedia	2880 Junction Avenue	San Jose	CA	95134
Mok Siu Cheung	President	Display Research Lab.	1/F, Hong Kong Industrial Tech. Centre	Kowloon Tong	¥	
George Leopold	Writer	EE Times	529 14th Street, NW, Suite 1170	Washington	DC	20045
Thierry Leroux	CEO	Eldim	4 Rue Alfred Kastler	CAEN	FR	
Pat Anthony	Director of Engineering	g Electrohome Limited	809 Wellington St., N.	Kitchener, ON	CN	N2G4J6
Auri Raimzadeh	Digital Networks Editor	 Envisioneering 	615 Blossom Hill Road #4	Los Gatos	CA	95032
Richard Doherty	Editor in Chief	Envisioneering	3864 Bayberry Lane	Seaford	X	11783
Ming Wu	Sales & Marketing	Hamamatsu Corp.	360 Foothill Road	Bridgewater	z	8807
Bob Myers	Senior Engineer	Hewlett Packard	3404 E. Harmony Road	Ft. Collins	00	80525
Mike Marentic	Manager	Hitachi America	1740 Technology Drive, Suite 420	San Jose	CA	95110
lan Miller	Senior Project Eng.	IBM	Inverkip Road, Greenock, PA16 0AH	Scotland		
Jim Reger	Doctor	Independent Consultant	P.O. Box 5510, 100 Bay Drive	Key West	ш Ц	33040
Mark Kirstein		INSTAT				
Don Chambers	NPPC Group Mgr.	JAE	142 Technology Dr., Suite 100	Irvine	CA	92618-2401

Page 1

4/29/98

DISPLAY FORUM '97 ATTENDEES

Dr. Miltos Hatalis	Professor	Lehigh University	16A Memorial Drive East	Bethlehem	ΡA	18015
Joel DiGiralamo	Engineer	Lexmark International	740 New Circle Road, M/S C12/035-3	Lexington	≿	40511-1876
Dan Schinasi	Trade Show Manager	Minolta Corporation	101 Williams Drive	Ramsey	ſ	7446
Edgardo Rodriguez	Prod.Marketing Mgr.	Mitsubishi	1050 E Arques Avenue	Sunnyvale	CA	94086-4601
Gary Manchester	Strategic Prod. Mgr.	Molex	2222 Wellington Ct.	Lisle	=	60532
Joe Nelligan	Product Manager	Molex	2222 Wellington Ct.	Lisle	=	60532
Jeffrey W. Samilton	Electronics Technician	Naval Air Warfare Center	48110 Shaw Road, Unit 5, Bldg. 2187	Patuxent River	QW	20670-1906
Martin L. Mattingly	Physical Scientist	Naval Air Warfare Center	Bldg.2187, Suite 2280, 48110 Shaw Rd	Patuxent River	QW	20670-1906
Paul Bishop	Electrical Engineer	Navy Coastal Systems	6701 W Highway 98	Panama City	Ę	32407-7001
Robert Metz	Product Development	NEC	1250 N Arlington Heights Road	Itasca	2	60443-1248
Stephen Butkus	Engineer	Newport News Shipbuildii	2711 S. Jefferson Davis Highway, #1100	Arlington	٨	22202
Dennis Bechis	Program Manager	NIDL	201 Washington Road	Princeton	ſN	8540
Joe Lee Frank	Director Operations	NIDL	P.O. Box 8619	Princeton	ſï	8543
Mike Grote	Proj. Leader	NIDL	P.O. Box 8619, 201 Washington Road	Princeton	ſ	08543-8619
Mike H. Brill	MTS	NIDL	CN5300	Princeton	ſN	8543
James Watson	Project Manager	NIMA	NIMA/TRN.M/S N-06,1200 1st st., SE	Washington	DC	20303
Carlos Grinspon	Program Manager	NIST	A415 Admin. Bldg.	Gaithersburg	QW	20899
David L. Staebler	Director	NIST	CN-5300	Princeton	R	08543-5300
Dr. Shukri Wakid	Director Info. Lab.	NIST	Bldg. 225, Rm. B263	Gaithersburg	QW	20899
Ed Kelley	Physicist	NIST	Bldg. 225, Rm. A53	Gaithersburg	QW	20899
Eung Gi Paek	Physicist	NIST	270 Clopper, bldg.225, Room #B255	Gaithersburg		
Fernando Podio	Electronics Engineer	NIST	270 Clopper, bldg.225, Room #B255	Gaithersburg	QW	20899
Fred Byers	Computer Specialist	NIST	270 Clopper, Bldg.225, Room B255	Gaithersburg	QW	20899
George R. Jones	Physicist	NIST	A108 Build. 225	Gaithersburg	QW	20899
John Roberts	Electrical Engineer	NIST	Bldg.225, Room B255	Gaithersburg	QW	20899
Paul A. Boynton	Electrical Engineer	NIST	Bldg. 220, Rm. A53	Gaithersburg	QW	20899
Steven W. Brown	Physicist	NIST	220/A320	Gaithersburg	Ш	20899
Victor McCrary	Supv. Phycial Sci.	NIST	270 Clopper, Bldg.225, Room A255	Gaithersburg	QW	20899
Bill Grinnelwald	Sales Manager	Optical Coating	1405 Thunderbolt Way	Santa Rosa	SCA	95407
Michael Phillips	Product Specialist	Panasonic Industrial Co.	2 Panasonic Way, M/S 7H-7	Secaucus	ĩ	7094
Nick De Gaetano	Sr. Product Manager	Panasonic Industrial Co.	2 Panasonic Way, M/S 7H-7	Secaucus	Z	7094
Hector Lara	Marketing Manager	Photo Research, Inc.	9330 Desoto Avenue	Chatsworth	СA	91311
J. Michael James	CEO	Portrait Displays, Inc.	6665 Owens Drive	Pleasanton	CA	94588
Joseph R. Visinki	Field Emission Display	Raytheon Electronic	1001 Boston Post Road, M/S 1-1-1174	Marlborough	MA	01752-3789
Donald Carlin	Head Luminescent	Sarnoff Corp./NIDL	CN5300	Princeton	R	8543
Dr. John L. Kulp, Jr.	Director- BSL	Sarnoff Corp./NIDL	201 Washington Road, CN5300	Princeton	ſN	08543-5300

4/29/98

ATTENDEES	lead Sarnoff Corp./NIDL CN-5300 Princeton NJ 08543-5300	r Silicon Image 10131 Bubb Road Cupertino CA 95014-4976	Silicon Image 10131 Bubb Road Cupertino CA 95014	Manager SRI Consulting 333 Ravenswood Menlo Park CA 94025	r STB Systems 1651 N. Glenville, STE 210, P.O.Box 8509. Richardson TX 75081	th Scientist Toshiba America Cons. 202 Carnegie Center, Suite 102 Princeton NJ 8540	Vermont Electromagnetics P.O. Box 940 - 7 Avenue D Williston VT 5495	sw Product ViewSonic 381 Brea Canyon Rd. Walnut CA 91789	neer Westar Corporation 11520 St. Charles Rock Road Bridgeton MO 63044
	Group Head Sarnoff	Manager Silicon	Director Silicon	Program Manager SRI Cor	Engineer STB Sy	Research Scientist Toshiba	Sales Vermont	Mgr., New Product ViewSo	Sr. Engineer Westar
	Leon Shapiro	James Kim	John Nelson	Mitch Halpern	Bill Milford	Toru Miyazaki	Chris Tutt	Sam Miller	Phillip A. Downen

DISPLAY FORUM '97

4/29/98



V. Morning Session - Introductions

.

e.

Future Directions of Information Networks

1

- T

.

.

-3

1

1

Director, Information Technology Laboratory Dr. Shukri Wakid NIST

Leveraging Cyberspace

Archimedes:

"Give me a lever long enough and a place to stand, and I will move the earth"

0

-

6) 0

0

e c h n

0 0

m a k

Ø

Emerging Trends

Internet

IPv6, QOS, bundling of services, more "LANs" Network centric versus desktop computing Commerce of digital objects **Future: Information Networks**

Embedded computing (including diagnostics and management)

Adaptive networks

New Browsers, knowledge management, and human language technology **Computer Security**





timmint the states of the second second

Transportation, Oil & Gas Delivery and Storage, Emergency King and Finance Services, Water Operr	cryptography None Federal proprietary None Compu Inciden Respon Capabi	d non-repudiation technology ructure Trewall technology control	d cryptography and authentication systems n	e, and testing accability nent and incident response
Electric Power Ban	None DES and	Authentication an Public key infrast Internet/Intranet 1 Role based access	Advanced standar Secure operating Intrusion detectio	Criteria, assuranc Audit trails and tr Security manager
Telecommunications	Some DES cryptography			



PROGRAM

At the Starting Line... VESA Drives Displays

- Welcome
- **VESA Who We Are**
- **VESA What Makes Us Different**
- Standards Update "News You Can Use"
- What's Coming Up?
VESA - Who We Are



- VESA's Mission Statement:
- VESA is the first and *only* open, international organization developing, setting, promoting timely and relevant video display and display interface standards ensuring interoperability and encouraging innovation for the video industry.

10/20/97



VESA BOARD OF DIRECTORS WHO WE ARE

- Mike Marentic, Hitachi *Chairman*
- David Penley, Cirrus Logic, Inc.
 Vice Chairman
- Ian Miller, IBM Treasurer/Secretary

10/20/97

VESA BOARD OF DIRECTORS

- David Troup, AMD, Director
- Larry Kopp, AMP Incorporated, Director
- Dick Cappels, Apple Computers, Director
- Scott Vouri, Binar Graphics, Director
- Bob Myers, Hewlett-Packard, Director
- Hans Van Der Ven, Panasonic Industrial Co., Director

0/20/97



COMMITTEES SUPPORTED BY 5-YEAR MEMBERS

CANON INFORMATION SYSTEMS, INC. COMPAQ COMPUTER CORPORATION DAEWOO ELECTRONICS CO., LTD. CHIPS & TECHNOLOGIES, INC. BROOKTREE CORPORATION AURAVISION CORPORATION ADVANCED MICRO DEVICES CTX INTERNATIONAL, INC CORNERSTONE IMAGING CREATIVE LABS, INC. ACER PERIPHERAL LABS APPLE COMPUTER, INC. BINAR GRAPHICS, INC. AST RESEARCH, INC. AVANCE LOGIC, INC. ATI TECHNOLOGIES CIRRUS LOGIC, INC. **ARTIST GRAPHICS** CHRONTEL, INC. CAPETRONIC

EPSON RESEARCH & DEVELOPMENT CORP. DIAMOND MULTIMEDIA SYSTEMS, INC. MATROX ELECTRONIC SYSTEMS, LTD. MACRONIX INTERNATIONAL CO., LTD. DIGITAL EQUIPMENT CORPORATION EIZO NANAO TECHNOLOGIES DIAMOND FLOWER INTERNATIONAL SI LOGIC COMPUTER PRODUCTS DELL COMPUTER CORPORATION **MICRON ELECTRONICS INC.** EPSON RESEARCH CENTER MICROSOFT CORPORATION *=UJITSU ICL COMPUTERS* HITACHI AMERICA, LTD. NTEL CORPORATION HEWLETT-PACKARD BM CORPORATION MAG INNOVISION **BATEWAY 2000** HITACHI/NSA

5-YEAR MEMBERS (Continued)

MIRO COMPUTER PRODUCTS AG MITSUBISHI ELECTRONICS AMERICA NATIONAL SEMICONDUCTOR CORP NEC TECHNOLOGIES, INC. NETWORK COMPUTING DEVICES NOKIA DISPLAY PRODUCTS OY. NUMBER NINE VISUAL TECHNOLOGY OAK TECHNOLOGY, INC. OKI ADVANCED PRODUCTS OLIVETTI ADVANCED TECH OPTI COMPUTER, INC. PANASONIC PHILIPS MONITORS PHILIPS MONITORS PHILIPS MULTIMEDIA PRODUCTS PHILIPS MONITORS PHILIPS MULTIMEDIA PRODUCTS PHILORS PHILIPS MULTIMEDIA PRODUCTS PHILIPS MONITORS PHILIPS MULTIMEDIA PRODUCTS PHILIPS MULTIMEDIA PRODUCTS PHILIPS MONITORS PHILIPS MONITORS PHILIPS MULTIMEDIA PRODUCTS PHILIPS MULTARA

FOSHIBA AMERICA INFORMATION SYSTEMS TATUNG COMPANY OF AMERICA, INC. YAMAHA CORPORATION OF AMERICA TRITECH MICROELECTRONICS INTL SAMSUNG INFORMATION SYSTEMS SUN MICROSYSTEMS/SUNSOF **FRIDENT MICROSYSTEMS** SONY ELECTRONICS, INC. VLSI TECHNOLOGY INC. UNISYS CORPORATION *TEXAS INSTRUMENTS* VIDEOLOGIC LIMITED WYSE TECHNOLOGY STB SYSTEMS, INC. **TSENG LABS, INC** SGS THOMSON JLSI SYSTEMS

COMMITTEES SUPPORTED BY 5-YEAR MEMBERS

CANON INFORMATION SYSTEMS, INC. CIRRUS LOGIC, INC. COMPAQ COMPUTER CORPORATION DAEWOO ELECTRONICS CO., LTD. CHIPS & TECHNOLOGIES, INC. BROOKTREE CORPORATION ADVANCED MICRO DEVICES AURAVISION CORPORATION CTX INTERNATIONAL. INC. CORNERSTONE IMAGING ACER PERIPHERAL LABS APPLE COMPUTER, INC. AVANCE LOGIC, INC. BINAR GRAPHICS, INC. CREATIVE LABS, INC. AST RESEARCH, INC. **ATI TECHNOLOGIES ARTIST GRAPHICS** CHRONTEL, INC. CAPETRONIC

EPSON RESEARCH & DEVELOPMENT CORP. DIAMOND MULTIMEDIA SYSTEMS, INC. MATROX ELECTRONIC SYSTEMS, LTD MACRONIX INTERNATIONAL CO., LTD. DIGITAL EQUIPMENT CORPORATION DELL COMPUTER CORPORATION DIAMOND FLOWER INTERNATIONAL SI LOGIC COMPUTER PRODUCTS EIZO NANAO TECHNOLOGIES EPSON RESEARCH CENTER MICROSOFT CORPORATION **MICRON ELECTRONICS INC.** FUJITSU ICL COMPUTERS NTEL CORPORATION **HEWLETT-PACKARD** HITACHI AMERICA, I BM CORPORATION **MAG INNOVISION** GATEWAY 2000 **HITACHI/NSA**

5-YEAR MEMBERS (Continued)

NUMBER NINE VISUAL TECHNOLOGY MITSUBISHI ELECTRONICS AMERICA NATIONAL SEMICONDUCTOR CORP. MIRO COMPUTER PRODUCTS AG NEC TECHNOLOGIES, INC. NETWORK COMPUTING DEVICES PHILIPS MULTIMEDIA PRODUCTS PHOENIX TECHNOLOGIES, LTD. NOKIA DISPLAY PRODUCTS OY OKI ADVANCED PRÓDUCTS OLIVETTI ADVANCED TECH OAK TECHNOLOGY, INC. SAMPO TECHNOLOGY OPTI COMPUTER, INC. S3 INCORPORATED PHILIPS MONITORS RAMBUS, INC. PANASONIC

OSHIBA AMERICA INFORMATION SYSTEMS YAMAHA CORPORATION OF AMERICA TATUNG COMPANY OF AMERICA, INC. **TRITECH MICROELECTRONICS INTL** SAMSUNG INFORMATION SYSTEMS SUN MICROSYSTEMS/SUNSOFT **TRIDENT MICROSYSTEMS** SONY ELECTRONICS, INC. VLSI TECHNOLOGY INC. MYSE TECHNOLOGY JNISYS CORPORATION *TEXAS INSTRUMENTS* **VIDEOLOGIC LIMITED** STB SYSTEMS, INC. SENG LABS, INC. SGS THOMSON JLSI SYSTEMS

What Makes Us Different

- companies interested in video display standards Dynamic industry organization - open to all development
- Develops more new standards faster than any other open industry organization.
- Membership is made up from among both the largest and most innovative computing & electronics companies worldwide.

Display Forum '97

10/20/97



Standards Update "News You Can Use"

IN THE RACE

- **Display Data Channel 3.0 (DDC)**
- Display Data Channel (DDC) 2bi 1.0
- Flat Panel Display Interface 2
- Flat Panel Display Measurements 1.0

Standards Update "News You Can Use"

IN THE RACE

- **Monitor Control Command Set 1.0**
- PC Theatre Initiative 1.0
- **VESA Bios Extensions (VBE) Core 3.0**
- **VBE/Display Data Channel (DDC) 2.0**
- VBE/Flat Panel (FP) 1.0

Display Forum '97

10/20/97

Standards Update 'News You Can Use'

NEARING THE FINISH LINE

- **Extended Data Info Display 3.0 (EDID)**
- **Enhanced Video Connector (EVC) Physical Connector**
- **Physical Mounting Interface Proposal**
 - Video Interface Port



Standards Update "News You Can Use"

GRAND PRIX WINNERS

- **Connector & Signal Standard for Stereoscopic Display Hardware**
- **Enhanced Video Connector (EVC) Pinout & Signal** Plug & Display

WHAT'S COMING UP

- Plug & Display (Ask for the Icon)
- COMDEX/Fall '97
- PC Theatre Panel
- VIP Recommended in Microsoft PC 98
- Member Newsletter
- Plug Tests for Monitor & Video Port
- **Expanded World Wide Web Page**

10/20/97

Display Forum '97

WHAT'S COMING UP

GRANDSTAND ACTIVITIES

- DisplayWorks'98-Jan 29-30, San Jose CA
 - WINhec '98 April 8-11, Orlando FL
- SID '98 May 19-21, Anaheim CA
- COMTEX '98 June, Taiwan ROC
- COMDEX/Fall '98 Nov 17-21, Las Vegas, NV

COMMITTEE OVERVIEW PRESENTERS

- FPDI Michael Marentic, Chair Leader
- P & D Ian Miller, Chair Leader
- Monitor Bob Myers, Past Chair Leader*
- Home Network Joel Digirolamo, Chair Leader
- PC Theatre, John Frederick, Chair Leader

10/20/97



Presenter: Michael Marentic, Manager VESA, Flat Panel Display Interface Technical Center, Hitachi FPDI Committee Report Committee Chairman 2-1 10/20/97 **Display Forum**

COMMITTEE CHARTER AND GOALS

 Standardize the internal connector interface on Flat Panel Displays for use in closed system environments

Provide practical, thorough metrology for characterizing display devices



SOA



Why A FPDI Committee ?

- Difficult to interface different FPDs to a single graphics controller board design
- Incompatible electrical interfaces, signal timings, connectors, pin assignments
- · Variety of optical measurement conditions
- Membership consists of Users, Manufacturers, **Component Suppliers**

Sax

10/20/97

Display Forum

RELEASED STANDARDS SUMMARY October 1995 FPDI-1

- September 1996 FPDI-1B
- Both documented existing designs

Display Forum

10/20/97

2-5

CURRENT STANDARDS SUMMARY

• FPDI-2

Winter 97

- Leads the Industry
- Addresses the EMI problem
- Innovative, Scaleable Electrical Layer selected
- Defined Connector and Pinout
- Optional DDC

• FPDI - Timing

Display Forum

10/20/97

2-6

SO?

FPDI-2 SUMMARY

Electrical Layer is Panel LinkTM

- Transition Minimized Differential Signaling
- Mandatory single row 20 pin connector Optional 8 pin connector for monitor applications - DPMS, stereo sync
- Pixel mapping formats TFT and DS'

Display Forum

10/20/97

2-1





VESA, Plug and Display Committee, Chairman Visual Products, Technical Office, IBM **Presenter: Ian Miller, Consultant** P&D Committee Report



10/20/97

3-1

CHARTER & GOALS PLUG & DISPLAY COMMITTEE

To develop an efficient digital interface for To develop standard within an architectural fixed pixel format video displays framework 3-2

10/20/97





Why A P&D Committee ?

- To provide a Focus for Digital Monitor Interface Standards Development
- To Support an Interface for Emerging Flat Monitors

KD2

3-5

10/20/97

Objectives of P&D Standard

- Single Host Socket for any Display Device
- Based on EVC Connector
- Auto Configuration
- Uses DDC2 and revised EDID
- Cost Efficient Implementation
- Optional Support for Analog Video I/F
- Backward Compatibility & Transition
- Support of Serial Digital Buses

STAN DARDS

Display Forum

10/20/97

3-6

STANDARD SUMMARY

P&D Proposal is in Committee Review

VESA Membership Review Shortly

Ratified Standard in 1Q '97 (Target)

3-7

0/20/97





MONITOR COMMITTEE CHARTER & GOALS

controller industries in a timely manner, and To develop practical, relevant standards for the computer display and graphics in the following areas -

4--2

10/20/97
MONITOR COMMITTEE CHARTER & GOALS (2)

 Display formats and timing standards Display performance measurement Display interface and control



Display Forum

10/20/97





4-4

SOAF

Display Forum

10/20/97

STANDARDS DEVELOPMENT IN 1997

- New timing standards for >1600 x 1200 formats.
- Release of the Generalized Timing Formula (GTF) standard
- Extended Display Identification Data (EDID) standards New versions of the Display Data Channel (DDC) and (now in final voting)
- standard, for better compatibility with the new VESA Plug Revision of the Enhanced Video Connector (EVC) & Display standard.
- A new connector standard for stereoscopic display hardware (LCD glasses, etc.)

Display Forum

10/20/97

OTHER MONITOR COMMITTEE ACTIVITIES IN '97

- verify their implementation of the DDC and EDID Continued support of DDC "Plug Test" events, where monitor and system manufacturers can standards.
- Ongoing work with the Electric Utilities to resolve issues relating to the performance of CRT displays in power-frequency magnetic fields.



4-6

10/20/97

Monitor Committee Future Plans

Continued
development of new
timing standards,
including those
required for the PC
Theatre initiative.

 DDC/EDID revisions
Continue to support DDC/EDID Plug Test events.



Display Forum

10/20/97





PC Theatre Product Description

entertainment device that merges computing and content. This system combines the best features of a TV and multimedia PC, delivering more traditional forms of media and entertainment entertainment options in a truly converged TV, use the PC, or both at the same time. environment. The consumer may watch PC Theatre is a consumer living room



Display Forum

10/20/97

PC THEATRE COMMITTEE CHARTER

allows PC and CE manufacturers to produce PC Theatre computer and display products To develop a PC Theatre Interconnectivity standard using existing VESA, USB, and that are compatible, work together as a 1394 standards as building blocks that single system, are easy to use, and support automatic configuration.



10/20/97 **Display Forum**

PC THEATRE COMMITTEE GOALS

To develop a standard that will enable PC and display manufacturers to build PC Theatre compatible products

standards as building blocks in the overall PC To use existing VESA, USB, and 1394 Theatre standard

To release the first version of the

standard by 3Q98

Display Forum

10/20/97

PC THEATRE COMMITTEE ACTIVITIES IN '97

First Special Interest Group meeting Committee formed August 97 August 97

· First draft of the PC Theatre Standard proposal released October 97

6.5

10/20/97

PC Theatre Committee Future Plans

- Release first version of the PC Theatre Standard in 1997
- Promote PC Theatre product category
- Start compatibility testing VESA PC Theatre PlugTests
- Investigate further PC Theatre standard needs

Display Forum

10/20/97





Why A Home Network Committee ?

- Emergence of digital consumer electronics
- Convergence of computer & consumer devices
- Availability of digital home automation
- Availability of digital services to the home
- Make it all work together seamlessly!



6-3

0/20/97

STANDARDS PROGRESS

- Architecture defined
- High speed digital technology chosen
- Internetworking defined
- Addressing, NW mgmt., control in progress
- Draft standard writing in progress
- Technology development in progress

6-4

10/20/97

STANDARD SUMMARY

- Peer to peer network
- Handles multiple external services
- Standard interface that each provider can design Network Interface Unit (NUI) to connect to
- · High and low speed devices in the home
- High speed: TV, VCR, CD, PC
- Low speed: lamp, water heater
- Data, control, and status on the same wires



6-5

10/20/97

STANDARDS SUMMARY

- Local cluster (usually one room)
- IEEE 1394 100/200/400 Mbps
- ◆ Backbone
- 100 Mbps 1394 modified for long distance
- Aiming for 100 m maximum cable lengths
- UTP Cat 5 and OF under consideration



9-9

10/20/97





NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY (NIST) DISPLAY INTERFACE/TECHNOLOGY INFORMATION STORAGE & INTERCONNECT SYSTEMS (ISIS) phone 301-975-5683 fax 301-869-7429 roberts@nist.gov SCALABLE PARALLEL SYSTEMS & APPLICATIONS GROUP HIGH PERFORMANCE SYSTEMS AND SERVICES DIVISION INFORMATION TECHNOLOGY LABORATORY (ITL) ADVANCED DISPLAY TECHNOLOGY SYSTEMS **RESEARCH AT NIST** JOHN ROBERTS

CHARTER

TO ASSIST INDUSTRY THROUGH:

•RESEARCH

•Technology/Interface research in lab

•STANDARDS

Support development of VESA standards

•MEASUREMENT

•Electrical signals, timing, etc.

•(Not duplicate EEEL, Physics photometric, colorimetric research)

TWO RESEARCH EXAMPLES:

•RESOLUTION MAPPING ALGORITHM

•DISPLAY INTERFACE/TECHNOLOGY TESTBED



Objective: to develop methods to characterize algorithms which

remap images and text to different resolutions on fixed-pixel

displays.



FPD CHARACTERISTICS

PIXELS ARE FIXED SIZE, DO NOT OVERLAP



/

LINES ARE INDISTINCT, BUT RELATIVELY SMOOTH

LINES ARE SHARP, BUT MAY BE JAGGED

ECHNOLOGY TESTBED ation to evaluate the play interfaces through or test generator) at the display	Examples examples Annom Effects of "Noise" Annom Periodic Annom Periodic Annom Periodic Annom Periodic Annom Periodic Annom Periodic Periodic Periodic Annom Periodic Annom
DISPLAY INTERFACE/TH Objective: Develop an instrument characteristics of displays and disp manipulation of signals (from host interface.	Testber Hardware Indemnation

SUMMARY

insights on how host/display/user interfaces function. •Targeted research in specific areas can provide new

•By supplementing the work done by industry, this research can provide useful information to industry, for technology and standards development.

DISPLAY METROLOGY AT NIST

FLAT PANEL DISPLAY LABORATORIES REFINE MEASUREMENT METROLOGY OF DISPLAYS, ESPECIALLY FPDS. "Black Lab" (on tour) and "Black Hole"

FLAT PANEL DISPLAY INTERFACE LAB.

DEVELOPMENT OF INTERFACE STANDARDS

(on tour)

OPTICAL TECHNOLOGY DIVISION

RADIOMETRY, PHOTOMETRY, COLORIMETRY, MAINTAIN NATIONAL STANDARDS OF AND RELATED METROLOGY

Edward F. Kelley, 301-975-3842, kelley@eeel.nist.gov



FLAT PANEL DISPLAY MEASUREMENTS

MEASUREMENTS-NOT COMPLIANCE **FPD MEASUREMENTS STANDARD**

PARENT COMMITTEE: FPDI (INTERFACE) VESA WORKING GROUP

LANGUAGE, UNAMBIGUOUS, METROLOGICALLY GOALS: LEVEL PLAYING FIELD, SPECIFICATION BASED, SIMPLE AS POSSIBLE, EXTENSIBLE .. ANSWERS CRITICAL INDUSTRY NEED

Edward F. Kelley, 301-975-3842, kelley@eeel.nist.gov

ADVANTAGES OF FPDM



) BUFFET—EXTENSIBLE

PROCEDURES CAN BE EASILY ADDED **MEATBALLS, NOT SPAGHETTI**

PROCEDURES COMPLETE, WELL-DEFINED

SAMPLE DATA AND EXAMPLES

ASSURE USER OF PROPER UNDERSTANDING **TOLERANT OF DEVIATIONS, ADAPTABLE** CHANGE TO SUIT TASK AND APPLICATIONS

AND ...



FLAT PANEL DISPLAY LABORATORY Edward F. Kelley, 301-975-3842, kelley@eeel.nist.gov



IT DOESN'T LOOK LIKE LOOK, YOU CAN READ **T WAS MADE IN THE** DONE IT" AND WHAT **VERSION YOU HAVE!** IT IS CLEAR "WHO

FLAT PANEL DISPLAY LABORATORY Edward F. Kelley, 301-975-3842, kelley@eeel.nist.gov ŀ

E.

Ĩ.

	U			ł
			1	1
			L,	
	y	!	17	1
1				2
	C		1	
	A	5		Ì
	U			5
	C		F	-
	1	1	I.	
	L.		17	1
				ľ
		5		
21	11			6
	9			
4	Π	5		C
	1	Ň	E	
۰.	U			
-	\geq			
1	-		1	
	C			2
	U)		(
	Ğ	ŧ.		
			Ч	ŀ
1				r.
	10	-	b	1
	4-			
	C		1	1
	-		2	-
	4			l
	U		B 1	ľ
1				
	-)		
-	1	1		

remitive reporting format. identified with a suggested

AVINFO.	Manufacto Disconst Si	čT.	1	ixets		ur) × .		(vcr) T	chudoy			D	D.	2			9	en?
PITCH: Hurizont	I- Pixel-		Subp	ixel (Du			Other			Mean	uncincin	Directi					2	
Vertical:	Pixel:		Subp	ixel (Do	()		Other			- Loca	tion of (Center N	leas.:				1	10
COLORS: Bits/co	lor:	Color bit		_ Gray I	_evels:		otal Cold	IS:		_ Signi	al Sourc		2	ower So	urce:			
SIZE: Active Are:		(hor) ×		(ver) L	MD: Ma	te:	Moc	el:	Seri	al No:		Distan	ce:		VFOV:			*
OVERALL: Dime	insions:	(ho	r) ×		ver) De	bth:	Ma	ss (weigh	0	Desi	gn View	ing Dire	clion:				L	
Test Person:		D	ate:		ĺ	Warm-	Up Tim		min To	mpera	ture:	°C	Run:		Page 1/2			5
Full-Screen Cen	ter (302-1	- ÷	Unlform	Ity: Non	Informit	y = 1005	6 × [1-(N	(In/Max)	(306-1.	(4.	-	Power C	onsump	tion (40)	-1)	[~]	P Perfors	nance (40
L cd/m2	×	y 9 pc	oint 5 p	oint	*	9	c_U	×	y C	CT(K)	Pattern L	Ised:		l			Input I	ower, P
White		-	\vdash								Supply	Volt	5	(A)	(M)	Patte	m Wh	te Full Sc
Black		2									High		_			Volt	age	Vacr
C _R	No Units for	CR 3	-	2							Panel		_			Curr	ent	Add (
Red		4						_	-		Low					Powe	r, P	W
Green				3			_				High					0	uput Lu	ninance, l
Blue				-							Inverte					L		ce
Full-Screen Gra	v Scale (302	5) 7	_	4					-		Low		_			Re	q-1 ans	Performa
Level L cd/m ²	Opt-16 Lo	1/m2 8									High		_			Lw	<i>IP</i>	cd/
Whi-7	Wht-15	6		5					_		Other		_			æ	esponse	Ime (305
6	14		Ave.								Low	. 1				BIK	-Wht	_
5	13		Min.		-							Hig	4			Whi	t-BIk	_
4	12		Max.			_	_					TOT	AL				Total	
3	11	No	nuniforn	ity	-	-			-			Lo	3					the all
2	10	Ano	malous I	wo	-						Amblen	White	LAW	L		Lh	L'W	4,7
1	9	Ano	malous I	ligh	_	_	-				Contras	t Black	LAB	14		Lah	Lsid	Ostd
Bick-0	8	Ano	m. Non	nif	_	-					(308-2)	0	A	-	(a)		El.	
Gamma -	and the second	Vleu	ing Ang	le (30	1-1 or 2)	Whit			8	ack	-		Red		0	reen		Bluc
Shad.=100% IL bor-I	bkeVLbke (3)	(3-4) Dire	ct'n Ar	igle 1			yw C	CT(K)	L_{h}	Xh)	4 C	Led	Xred	Yred	Lom X	ern Ve	m Lht	XhIu
Box at (A-E)	Lum. (cd/r	n ²) Up	θ_{II}							2 20.					-	-	_	
Box (0-7)	Lbox	Dwn	θ_{D}									_	_			-	_	
Bkgnd. (0-7)	Lbkg	Righ	$t \theta_R$								-	_	_	·		-		
Shadowing %		Iren	θ,		-				-		-							

CULCER FLAT PANEL DISPLAY LABORATORY Edward F. Kelley, 301-975-3842, helley@eeel.nist.gov



Comments:





**************************************	A VARIETY OF CONTRAST MEASUREMENTS IS SPECIFIED, HOWEVER	FULL-SCREEN CONTRAST RATIO MEASUREMENT IS ALWAYS REQUIRED	THUS, NOBODY CAN CHEAT! SPLAY LABORATORY
302-3 CONTRAST RATIO OF FULL SCREEN (contrast, full-screen contrast ratio, maximum contrast) (contrast, full-screen contrast ratio of full-screen white and black. Umts-mea a ratio; symbol: CR. (Note: we prefer the use of "contrast ratio" rather than just "contrast" in order to avoid confusion with other contrast metrics). The full-screen contrast ratio is probably the second most notable metric for displays other than the luminance of full-screen white. A display with high contrast capabilities is often better able to create more realistic images and to provide better readability: especially when the black or dark regions of the image constitute a substantial amount of the screen surface in which case the eye appreciates the greater contrast. The full-screen contrast ratio is the most simple and reproducible contrast measurement to make. SETUP: None. Measurements of full-screen white and black are made previously (302-1 and 302-2).	PROCEDURE: None. Measurements of full-screen while and hlack are made previously (302-1 and 302-2). ANALYSIS: Calculate the contrast ratio $C_R = L_W/L_b$. ANALYSIS: Calculate the contrast ratio $C_R = L_W/L_b$. ANALYSIS: Calculate the contrast ratio to no more than three significant figures using the values for L_W and L_b obtained in the previous sections. Report as a single number with or without a colon, such as "232" or "232:1". Monther and the contrast ratio to no more than three significant figures using the values for L_W and L_b obtained in the previous sections. Report as a single number with or without a colon, such as "232" or "232:1". Monther Report as a single number with or without the previous sections. Report as a single number with or without a colon, such as "232" or "232:1". Monther Report as a single number with or without the previous sections. Report as a single number with or without a colon, such as "232" or "232:1". Monther Report as a single number with or without a colon, such as "232" or "232:1". COMMENTS: The contrast ratio of a display is very sensitive to an accurate black measurement firmes accurate black measurement firmes Monther Report to the full secret contrast ratio is the contrast metric	to be measured and reported for comparisons between direct-view display technologies (not necessarily projection systems). Any other contrast metric must be properly identified explicitly if it is not this full-screen contrast ratio. Always provide the above <i>CR</i> in any characterization of the display. If a non-perpendicular viewing angle is used it must be reported with the contrast. For example, if someone simply says that the contrast ls" similarly for a 4 x 4 checkrboard contrast ("the box contrast ls" similarly for a 4 x 4 checkrboard contrast, "the 4 x 4 checkrboard contrast is" In any case we strongly suggest that the above <i>CR</i> always be	reported. If a viewing angle is employed such as 4° down vertically and CR = 400 whereas CR = 250 for the perpendicular we strongly suggest both be reported explicitly, such as, "The contrast at 4° vertically down from perpendicular is 400:1. The contrast at the perpendicular is 3cn-1."

*Sam

ľ
APPROPRIATE WARNINGS ARE PROVIDED

AND ADEQUATE GRAPHICS



FLAT PANEL DISPLAY LABORATORY

Edward F. Kelley, 301-975-3342, kelley@eeel.nist.gov

10	
ш	
m	
A	
111	
~	
-	
T	
	ĺ
0	
U	

METROLOGY SECTION

MEASUREMENTS AND DIAGNOSE THE RESULTS DETAILS ABOUT HOW TO MAKE GOOD

TECHNICAL DISCUSSION SECTION

PRESENTED. ADDITIONALLY, OTHER TOPICS OF PHOTOMETRIC UNITS ARE VERY DIFFICULT TO UNDERSTAND. CUTE LITTLE PROBLEMS ARE INTEREST ARE INCLUDED.

GLOSSARY

COMPREHENSIVE

TABLES

SUMMARY OF IMPORTANT TABLES, ETC.

LUCT FLAT PANEL DISPLAY LABORATORY Edward F. Kelley, 301-975-3842, kelley@eeel.nist.gov

VI. Track I: Display Interface Workshop





A NEW VIDEO INTERFACE STANDARD

Ian Miller, IBM PC Co. Greenock, Scotland

Ian Miller, IBM PC Co.

06/10/97

P&D : WHY A NEW STANDARD ?

✤ INCREASING MONITOR PERFORMANCE

- Inadequate bandwidth on "VGA Interface" with 15 pin D-shell connector
- INTRODUCTION OF NEW DISPLAY TECHNOLOGIES e.g. LCD monitor
 - Not well suited to analogue video interface
 - Digital Interface
 - No Industry Standard Exists
 - Several Proprietary Interfaces
 - Very Limited Compatibility

Ian Miller, IBM PC Co.

06/10/97



06/10/97



- High Bandwidth RGB2S Interface
- * Digital Interface
 - PanelLink (TM) Technology
- DDC2B (or higher level)
- * USB Option
- ✤ IEEE-1394 Option
- * Charging Power Option

P&D : Key Features - 2

Auto Configuration

Hot Plugging and Automatic Re-configuration

Independence from Display Technology

- CRT, LCD, Plasma, DMD, etc

Uses DDC Ver. 3 and EDID Ver. 3

- New Proposed Standards from Monitor Committee

Cable Length to 10 m

Complements EVC Standard

Ian Miller, IBM PC Co.

06/10/97

P&D : ANALOGUE INTERFACE

- Impedance Matched Video Path
 - VGA Interface System has Bandwidth Limit Caused by Impedance Mis-Match
 - ♦ Details of High Information Content Images are Being Lost
- Bandwidth of Video Lines

- Connector System Specified at 2.4 GHz min.

- PC97 and PC98 have High Addressibility Requirements and Recommendations
 - A New High Bandwidth Interface is Required

Ian Miller, IBM PC Co.



One Differential Signal for Clock

 Data and Control Signals Encoded to Minimise Transitions

✤ Up To 1280 x 1024 @ 60 Hz at 24 bpp

Extension to 1600 x 1280 @ 60 Hz at 24 bpp

Ian Miller, IBM PC Co.

06/10/97



* USB

- ✤ IEEE-1394
- Charging power
- * Can Be Selectively Loaded

- Any Combination

lan Miller, IBM PC Co.

06/10/97

P&D : HOT PLUGGING

- Basic Protection
- * Automatic Re-configuration When New Monitor Plugged
- ♦ Uses +5V (DDC) to Signal from System Unit
- Uses Charge Power Line to Signal from Monitor to System Unit

Ian Miller, IBM PC Co.

06/10/97



Ian Miller, IBM PC Co.

06/10/97

6.09 6.35



* Identical Contact Layout

- Same Pin Numbers for All Signals That are Carried by Both Connectors
- Different Shell Profiles and Mechanical Details in Microcross area to Protect Against Inappropriate Plugging
- Together they Form a Family

Ian Miller, IBM PC Co.

06/10/97

P&D: CONNECTOR FAMILY Host Receptacle EVC P&D-A/D P&D-D P&D-D

Note: Other connections are physically impossible

Ian Miller, IBM PC Co.

06/10/97

12



✤ P&D IN HOST SYSTEM

- Any Display technology
- Optimal Video Interface
- Auto Configuration
- Hot Plugging
- Serial Bus Options

Interoperable, One Stop Plugging for Monitors

Ian Miller, IBM PC Co.

1

06/10/97



P&D : A New Video Interface Standard

Shaun Kerigan and Ian Miller IBM PC Co. Greenock Scotland

Abstract:

This paper reviews the recently ratified VESA [™] P&D[™] standard which incorporates high performance analogue and digital video together with USB and IEEE 1384 options in a single connector. With automatic configuration, the optimal video interface for each display technology is selected and used.

Background

The predominant interface used for monitors today is analogue video with horizontal and vertical synchronisation pulses (RGB2S), using a 15 pin Dshell connector and with a cable length of approximately 1.8m.

The analogue video of this interface is well suited to CRT technology but image quality is adversely affected at high addressibilities since the 15 pin Dshell connector has a limited bandwidth.

However, this interface is not well suited to most flat panel technology monitors which require the analogue video signals to be converted back to digital signals. Achieving this conversion requires a pixel clock to be generated and locked to the horizontal synchronisation pulses. This process is difficult and expensive to engineer but, even more importantly, results in image quality loss and the possible introduction of image artefacts.

These problems together with the benefits arising from a single video port capable of allowing optimal connection of a wide variety of display technologies have been realised by a number of engineers working for member companies of the Video Electronics Standard Association (VESA), (Myers (1) (2) and Schussler (3). In early 1996 activity was started at VESA which resulted in the formation of the P&D committee.

P&D Objectives

One of the first actions of the P&D committee was to agree a set of key objectives, in summary:

- A single industry standard connector
- Scaleable cost structure
- Scaleable digital support from 640 x 480 to 2.5K x 2K at up to 75Hz. and 30bpp.
- High bandwidth RGB2S
- A flexible cable of $\geq 2m$
- Automatic configuration using DDC and EDID
- Hot plugging protection
- Independent hardware and software layer
- Independence from the OS
- A bidirectional control channel
- A high speed bidirectional data channel
- Based on demostrable prototype

The P&D Standard

The P&D standard was ratified in June 1997 and meets most of the objectives outlined above.

When power is applied the interface will automatically use the contents of the Extended Display Identification Data (EDID TM) transmitted from the monitor to the system unit using the Display data Channel (DDC TM) bus to set optimal conditions.

The analogue video interface has a bandwidth of 800MHz, able to handle the highest requirements today with scope for even higher requirements in the future.

The digital video interface uses Transition Minimised Differential Signalling (TMDS TM ¹) technology (Lee (4)), capable of supporting TFT-

¹ TMDS uses PanelLink [™] technology developed by Silicon Image

LCD and both single and dual scan STN displays from 640×480 to 1280×1024 pixels (25 Mpixels/s to 112 Mpixels/s). Future TMDS technology supporting 1600×1200 displays at 160 Mpixels/s is expected. An important aspect of the digital interface is standardisation of the pixel mapping to be used for LCD display technologies.

Today TMDS (Lee(7)) supports between VGA @ 60 Hz (25 Mpixels/sec) to SXGA @ 60 Hz (112 Mpixels/sec) for TFT-LCD display in addition to support for single and dual scan STN displays and other temporal modulated displays at up to 10 meters cable length. In the future TMDS will support up to UXGA (1600X1200) @ 60 Hz (160 Mpixels/sec). The pixel mapping for TFT-LCD's, STN Single and Dual Scan are defined for TMDS within the P&D Standard.

The P&D connector (Fig 1) differs from the VESA Enhanced Video Connector (EVC) only by the shape of the shell.



The following signal sets are supported:

- RGB2S video
- TMDS video
- DDC2
- Universal serial bus (USB)
- IEEE-1396-1995
- Charge Power

The USB and IEE1394 buses are optional and may be used to provided support for audio, video in / out, keyboards, mice etc.

The following section dealing with ac coupling of the TMDS bus is directly extracted from the P&D standard: Cable lengths of up to 10m are permitted although this may be restricted to 5m if either the USB or IEEE-1394 options are used.

The P&D standard requires use of capacitor coupling between the TMDS transmitter and receiver, see Figure 2



The purpose of R_A and R_B is to provide an average DC level on the TX side and provide source termination. $R_C \& R_D$ are on-chip termination resistors in the TMDS receiver.

Note: $R_A = R_B = \frac{1}{2} Z_T$, with $Z_T = 100 \Omega$, $T_{CLK} = 25 MHz - 112 MHz$, $C_1 = C_2$, $1nF < C_1 < 100nF$, $R_C^*RX_AV_{CC} = R_D^*RX_AV_{CC} = 1/2V_{SWING}$

	25 - 65 MHz	65 - 112 MHz
ZT	100 Ω	100 Ω
C_1	10 nF +/- 20%	10 nF +/- 20%
C_2	10 nF +/- 20%	10 nF +/- 20%
R _A	100 Ω	100 Ω
R_B	100 Ω	100 Ω
R_{C}	50 Ω	50 Ω
R_{D}	50 Ω	50 Ω

The RGB2S analogue red, green, blue, horizontal sync., vertical sync. with optional pixel clock) are supported with a bandwidth of 800 Mhz.

The high frequency analogue signals are connected via the MicroCross [™] section of the connector.

Can EVC and P&D Co-exist ?

The answer is clearly yes, EVC and P&D are complementary, each with advantages for particular market segments.

Figure 3 provides a comparison of the signals and functions available in the system receptacles under EVC and P&D standards:

	EVC	P&D A/D
RGB2S	Yes	Yes
TMDS	No	Yes
IEEE-1394	Optional	Optional
USB	Optional	Optional
Charge power	Optional	Optional
DDC	Yes	Yes
Analogue video	Optional	No
Analogue audio	Optional	No
Hot plugging Re-configuration	Optional	Yes

Figure 3

Signals common to both interfaces are allocated the same pin number, this allows an EVC plug to mate with the P&D receptacle making connection with RGB2S, DDC, USB, IEEE-1394 and Charge Power Signals but the P&D plug cannot mate with the EVC receptacle due to the different shell shapes.

Certain other undesirable combinations of EVC and P&D connectors are not possible due to mechanical differences in the MicroCross area. This is summarised by Figure 3.



Conclusion

If implemented in the host system, the P&D interfaces provides a single connector capable of optimally supporting a wide range of display technologies. Additionally, the P&D standard introduces the only standard for digital video, ensuring that hardware from different companies is Interoperable.

Trademarks:

- 1. VESA, EVC, P&D and TMDS are trademarks of the Video Electronics Standards Association
- 2. PaneLink is a trademark of Silicon Image Inc.
- 3. MicroCross is a trademark of Molex Corp.

References:

- 1) An Overview of the needs for a Unified Display Interface. B Myers 16.4 SID 96 San Diego.
- VESA Standards for "Plug and Play" Monitors. Myers Flat Panel Information Displays '96
- A Universal Monitor Interface. J. E Schussler 16.5 SID 96 San Diego.
- High Speed Digital Video Signal Transmission System using small swing serial link technique. K Lee et al 12.4 SID 97 Boston
- 5) VESA P&D Standard
- 6) VESA EVC Standard
- 7) VESA EDID Standard
- 8) VESA DDC Standard



VESA[®] P&D[™] TMDS[™] (PanelLink[™] Technology) and Its Applications for Flat Panel Displays

James J.H. Kim, Rae Cho, Jon Kiachian

Silicon Image, Inc. (408) 873-3111, www.siimage.com

Introduction

As Flat Panel Displays (FPDs) increase in size, color depth, and resolution, the clock speeds and number of parallel data bits to drive them also increases. A new interface standard is required to deliver high bandwidth and reliable images that are comparable to or better than CRTs. Moreover, to achieve true "plug-and-play" capability, this new interface standard must be reliable, compatible, scaleable, affordable, and integrateable over a wide range of FPD technologies. To accomplish these goals, the Video Electronics Standards Association (VESA[®]) has released its Plug and Display (P&DTM) FPD interface standard for desktop applications. It is also in the process of reviewing the final draft of the Flat Panel Display Interface - 2 (FPDI-2TM) standard for notebook applications. Both standards are based upon the key technological features and architecture of PanelLink Technology from Silicon Image. These VESA standards define a low cost, scaleable digital interface, which overcome today's incompatibilities in connector types, cabling, and data formats for notebook and FPD monitor displays. These standards promises to accelerate the FPD monitor and notebook markets and elevate the multimedia experience to the next level via the use of large, true color, high resolution FPDs.

This paper will present a brief overview of the features and architecture that made PanelLink Technology the interface of choice for the VESA P&D and FPDI-2. It will then present some applications of VESA P&D TMDS that could open up new markets and accelerate wide market acceptance.

PanelLink Technology

PanelLink Technology is Silicon Image's solution to the FPD interconnect issues due to increasing number of signal lines, increasing clock speeds, and lack of a interface standard. PanelLink Technology is a patented high-performance, Transition-Minimized Low-Voltage Differential Signaling (TMDSTM) technology that transmits graphics and video data at greater than gigabit per second on a single channel from a Flat Panel Multimedia Accelerator (FPMA) to a TFT (Thin-Film Transistor or Active) or DSTN (Dual-Scan Twisted-Nematic or Passive) FPD. There are three high speed serial data channels per link which gives a total transmission throughput of greater than 3 Gbits/sec. This link transfers data, clock, and control signals from the FPMA to the FPD using high speed patented TMDS and DC-balanced encoded data. It can transmit high speed data over copper media up to 10m and interface directly to fiber optic transceivers to transmit up to 500m. It has been integrated into FPMA and FPD controllers. PanelLink Technology defines a single, logical, simple interface that spans VGA (640x480) to UXGA (1600x1200) resolutions and beyond with the same interface; the exact same number of serial channels, which is only 3 data channels and 1 clock channel.

Transition Minimized Low Voltage Differential Signaling (TMDS)

The only way to achieve high serial data transmission speeds with low cost standard CMOS process technology is to use Low Voltage Differential Signaling (LVDS). This helps reduce the Electro-Magnetic Interference (EMI) generated by the high speed serial signals by reducing the voltage swing of the signal. Unfortunately, just doing a simple high speed parallel-to-serial conversion of the data using LVDS is not enough. The voltage swing of the transmitted signals is reduced, but the signal transitions of the high speed serial data transmission are dramatically increased. This increase in signal transitions has an impact on EMI. Therefore, PanelLink Technology's patented encoded TMDS method, which controls the number of signal transitions, will help reduce the total number of signal transitions. The voltage swing, rise/fall times, pulse width, and period of a signal will have an effect on the frequency spectrum of a signal which will, in turn, have an impact on EMI. The higher the voltage swing, the shorter the period, the faster the rise/fall times; the larger the power of the frequency spectrum which will impact EMI. Using high speed serial TMDS, all the variables that affect the frequency spectrum of a signal will be reduced which in turn will help in reducing EMI.

As any Electro-Magnetic Compliance (EMC) expert understands, EMI is a system related issue. TMDS helps reduce EMI with the above mentioned features, but it is not the cure-all of system related EMI. Proper system PCB layout, mechanical, and EMC circuitry implementations are very important in reducing the overall system EMI. No one solution can solve all of the system related EMI, but PanelLink Technology can help in reducing its portion.

Data Over-Sampling

PanelLink Technology does three times over-sampling of the received serial data. This enables reliable data reception, than just single-sampling, in the presence of system noise which is inevitably present. Also, PanelLink Technology only uses the frequency information, and not phase, of the transmitted clock to generate the three times over-sampling clocks. This method allows clock-to-data skew tolerant designs.

Phase and Byte Alignment

Noise, jitter, and normal signal drift will affect the over-sampling clocks. PanelLink Technology uses a Digital Phase Lock Loop (DPLL) tracking mechanism by encoding the transmitted data to differentiate between display and non-display data. During non-display time, special synchronizing encoded data is transmitted. The DPLL uses these special synchronizing data to maintain the correct sampling points of the three over-sampling clocks every line and frame (during non-display time). Of the three over-sampled data of each serial bit, the DPLL recovers the correct data by obtaining only the center bit of the three over-sampled data. The DPLL continuously keeps track of the center of each serial bit, which results in skew-insensitive data recovery. Therefore, every line and frame, the received data will be aligned to the correct over-sampling clocks.

The DPLL also implements byte alignment by, again, using the special synchronizing encoded data during non-display time. A byte alignment logic finds the start position of the special encoded synchronizing data transmitted during non-display time from the recovered data. So, every line and frame, the received serial data will also be byte aligned. These two aligning mechanisms, with special encoded synchronizing data during non-display time, will enable reliable data reception. This allows long distance support with inexpensive standard twisted pair cables.

Multi-Channel Synchronization

Multi-Channel Synchronization is accomplished to minimize the inherent differences in the length of wires between each channel (channel-to-channel or data-to-data skew). By encoding the data to differentiate between display and non-display data, a status signal is used to determine if there is any skew between the serial channel data. PanelLink Technology uses DE (display enable), that each serial channel generates, to determine if there is any channel-to-channel skew. Each serial channel DE is compared with the other two serial channel DE to see if there is any channel-to-channel skew. If there is channel-to-channel skew, then the appropriate delay, up to one clock cycle, is implemented on the channel data with the skew to match the other non-skew channel data.

The data recovery method with data over-sampling, phase and byte alignment, and multi-channel synchronization allows clockto-data and data-to-data skew to be tolerated. It also allows jitter and noise, inevitably present, to be tolerated. Therefore, this reliable data recovery method offers a very low error rate in the presence of extreme noise and skew, allowing long distance support using inexpensive standard twisted pair cables.

Current Drive

Current drive is the preferred method of implementing TMDS (LVDS) which eases the design for EMC and enables reliable data transmission. In a differential signal driver system, it is essential to make the signals symmetric so that the two differential signals cancel each other to nullify the common mode signal and also to make the differential signal "eye" wave-form as large as possible for better detection on the receiver side. The differential driver with a current source offer such symmetry by drawing two currents from the same source. The sum of the two output currents is constant and, therefore, the only common mode signal is DC which does not contribute to any AC signal. When the DC component, is subtracted from the two differential signals, only AC components remain and the two currents are in the opposite direction, canceling each other. Therefore, the two signals are differential in the AC sense.

An alternative method is to use two source followers for driving differential signals, known as voltage drive. Due to unequal drive capabilities of PMOS and NMOS transistors, symmetry on the differential signals are inherently difficult. When the output switches from high to low or low to high, the rise and fall times can not match since the pull-up current is driven by the NMOS transistor and the pull-down current is pulled-down by the PMOS transistor. The sum of the two signals is not a pure DC and a common mode signal is developed, causing EMI. This will also cause signal integrity issues due to the uneven shape of the differential signal "eye" wave-form.

Therefore, in low cost standard CMOS process technology, a current drive technique offers an inherently superior symmetry and thus is a better choice than a voltage drive technique. PanelLink Technology uses current driving method.

Adjustable Low Voltage Swing and Internal Impedance Matching Control

The signal driven through a cable will be degraded, mainly due to attenuation and skin effect, depending upon the type and length of the cable. Therefore, with PanelLink Technology's adjustable voltage swing, a wide variety of cable types and lengths can be supported. The larger the voltage swing, the better the signal to noise ratio for lower grade and longer cables. For shorter and higher grade cables, a smaller voltage swing can be used. This allows the receiver to sample reliable data over a wide variety of cable lengths and types. This also allows the customer to select a wide variety of cable types for its specific type of applications.

In transmission lines, if the characteristic impedance of the cable is not matched to the impedance of the load, there will be signal reflections. This will degrade the signal, which could have an effect on correct sampling on the receiver end. PanelLink Technology uses internal impedance matching control to minimize signal reflections to again, enable reliable data reception.

Standard Interface - Inter-Operability

The FPD data mappings for the popular FPMAs that support color TFT and DSTN FPDs are not compatible with one another. The FPD data mappings are all different from manufacturer to manufacturer for the different FPD technologies. The FPD interfaces for the popular color 24-bit and 16-bit color DSTN and 18bpp 1-pixel/clock and 2-pixel/clock TFT FPDs are all different from manufacturer. The connector type used for the FPD interface of these popular TFT and DSTN FPDs are also different from manufacturer to manufacturer. Therefore, with such incompatibilities no standard interface could be achieved. With one interconnect system, FPMAs and FPDs are not inter-operable and therefore, not "plug-and-play" like CRT monitors. This limits the interconnect system to custom designs.

Scaleability

A critical aspect of any standard interface is scaleability. Scaleability for an FPD interface means that one transmitter and one receiver pair must operate from 25MHz (VGA) all the way up to 202.5MHz (UXGA) and beyond with the same, constant number of serial data channels. It must support up to 24-bpp and up to 75Hz refresh as well as various FPD technologies. Table 1 shows the clock speeds required for various resolutions for the associated VESA CRT compatible 60Hz and 75Hz refresh rates with maximum blanking times. Table 2 shows the clock speeds required for various for the associated VESA Generalized Timing Format (GTFTM) CRT compatible 60Hz and 75Hz refresh rates with minimum blanking times.

Resolution	60Hz Refresh	Horizontal Blanking	Vertical Blanking	75Hz Refresh	Horizontal Blanking	Vertical Blanking
640 x 480 (VGA)	25MHz	18 characters	29 lines	31.5MHz	25 characters	20 lines
800 x 600 (SVGA)	300 x 600 (SVGA) 40MHz		28 lines	49.5MHz	32 characters	25 lines
1024 x 768 (XGA)	65MHz	40 characters	38 lines	78.75MHz	36 characters	32 lines
1280 x 1024 (SXGA)	108MHz	51 characters	42 lines	135MHz	51 characters	42 lines
1600 x 1200 (UXGA)	162MHz	70 characters	50 lines	202.5MHz	70 characters	50 lines

Table 1. Clock Speeds and Blanking Times for Various Resolutions for VESA Compatible CRT Refresh Rates¹

D. Intin	60Hz	Horizontal	Vertical	75Hz	Horizontal	Vertical
Resolution	Kerresn	Blanking	Blanking	Kerresn	Blanking	Blanking
640 x 480 (VGA)	19MHz	2 characters	3 lines	24MHz	2 characters	3 lines
800 x 600 (SVGA)	300 x 600 (SVGA) 30MHz		3 lines	37MHz	2 characters	3 lines
1024 x 768 (XGA)	(XGA) 48MHz		4 lines	60MHz	2 characters	4 lines
1280 x 1024 (SXGA)	81MHz	4 characters	5 lines	101MHz	4 characters	5 lines
1600 x 1200 (UXGA)	0 (UXGA) 120MHz		5 lines	149MHz	6 characters	5 lines

Table 3 shows a list of PanelLink Technology's products and its associated maximum data rates. As shown, the data rates that PanelLink can support are more than enough for the above FPD resolutions at 60Hz, as well as some 75Hz, refresh rates for both normal VESA CRT as well as GTF timings. PanelLink Technology can do this with only 1 Transmitter/Receiver pair with the exact same interface of 3 data and 1 clock channel. PanelLink Technology does not have to increase the number of chips nor increase the number of data channels to support the various resolutions and refresh rates.

Silicon Image Part #	CMOS Process Technology	Max. Specified Speed	Max. Specified Data Throughput	Max. Lab Speed	Max. Lab Data Throughput	Status	# of Chips	# of Serial Channels
SiI100/101	0.5u 5V	68MHz	2.04Gbits/sec	86MHz	2.58Gbits/sec	Production	1 Transmitter &	3 Data
SiI140/141	0.5u 3.3V	86MHz	2.58Gbits/sec	100MHz	3Gibts/sec	Sampling	1 Receiver w/	and
SiI150/151	0.35u 3.3V	112MHz	3.36Gbits/sec	135MHz	4.05Gbits/sec	Q4 '97	Same Interface	1 Clock

Table 3. PanelLink Technology's Performance Scaling

PanelLink Technology products are all fully compatible with each other. The only restriction is the maximum operating frequency would be the lower of the two. As an example, if a SiI140 transmitter was used with a SiI151 receiver, the maximum specified operating frequency would be that of the SiI140 which is 86MHz.

Standard Interface

Table 4 shows the data mapping scheme for the VESA P&D and FPDI-2 standard for 24-/18-bit per pixel (bpp) 1-pixel/clock input/output TFT and 16-/24-bit input/output DSTN FPD support. The data mapping to the transmitter input is the exact same as the data mapping from the receiver output for color TFT and DSTN FPDs always using only 3 serial data channels. Table 5 shows the data mapping scheme for 2-pixel/clock input/output TFT FPD support. Table 6 shows the data mapping scheme for 1-pixel/clock output TFT FPD support. Table 7 shows the data mapping scheme for 2-pixel/clock input to 1-pixel/clock output TFT FPD support. Table 7 shows the data mapping scheme for 2-pixel/clock input to 1-pixel/clock output TFT FPD support. Table 7 shows the data mapping scheme for 2-pixel/clock input to 1-pixel/clock output TFT FPD support. All 1-pixel/clock input or output data mapping schemes are the same. All 2-pixel/clock input or output data mapping schemes are the same. This mapping scheme now allows true inter-operability between various FPMAs and FPDs. This will enable true "plug-and-play", wide market acceptance, new applications, and healthy competition.

The data mapping scheme transmits the RED data on serial data channel 3, the GREEN data on serial data channel 2, and the BLUE data on serial data channel 1 for both 1-pixel/clock and 2-pixel/clock TFT FPDs. This is the same as how analog RGB data is transmitted over three individual channels to the CRT monitor. This is a very logical data mapping scheme already familiar to the market.

	Fransmit	ter Inpu	it		Transmission				Receiver Output				
T	FT	DSTN			TFT DSTN				TI	T	DS	TN	
24-bpp	18-bpp	24-bit	16-bit		24-bpp	18-bpp	24-bit	16-bit		24-ьрр	18-bpp	24-bit	16-bit
R7	R5	LB3								R7	R5	LB3	
R6	R4	LG3								R6	R4	LG3	
R5	R3	LR3								R5	R3	LR3	
R4	R2	UB3				Serial Ch	annel 3			R4	R2	UB3	
R3	R1	UG3								R3	R1	UG3	
R2	RO	UR3								R2	RO	UR3	
R1		LB2								R1		LB2	
R0		LG2	SCLK							RO		LG2	SCLK
G7	G5	LR2	LG2							G7	G5	LR2	LG2
G6	G4	UB2	LR2							G6	G4	UB2	LR2
G5	G3	UG2	LB1							G5	G3	UG2	LB1
G4	G2	UR2	LG1			Serial Ch	annel 2			G4	G2	UR2	LG1
G3	G1	LB1	UG2							G3	G1	LB1	UG2
G2	G0	LG1	UR2	L						G2	G0	LG1	UR2
G1		LR1	UB1							G1		LR1	UB1
G0		UB1	UG1							G0		UB1	UG1
B7	B5	UG1	LR1							B7	B5	UG1	LR1
B6	B4	UR1	LB0							B6	B4	UR1	LB0
B5	B3	LB0	LG0	L						B5	B3	LB0	LG0
B4	B2	LG0	LR0			Serial Channel 1					B2	LG0	LR0
B3	B1	LR0	UR1							B3	B1	LR0	UR1
B2	B0	UB0	UB0						L	B2	B0	UB0	UB0
<u>B1</u>		UG0	UG0	L					L	B1	-	UG0	UG0
B0		UR0	UR0				_			B0	_	UR0	UR0

Table 4. VESA P&D & FPDI-2 Data Mappings for 24-/18-bpp 1-pixel/clock TFT & 24-/16-bit DSTN Input/Output FPD

Support³

Transmitter Input			Transmission		Receiver	Output		
Т	FT	_	TFT		TFT			
2-pixe	el/clock	_	2-pixel/clock		2-pixel	/clock		
24-bpp	18-bpp		24-hpp 18-hpp		24-hpp	18-hnn		
R7-1	R5-1	_			R7-1	R5-1		
R6-1	R4-1				R6-1	R4-1		
R5-1	R3-1		1		R5-1	R3-1		
R4-1	R2-1		Serial Channel 3		R4-1	R2-1		
R3-1	R1-1			Π	R3-1	R1-1		
R2-1	R0-1				R2-1	R0-1		
R1-1					R1-1			
R0-1					R0-1			
G7-1	G5-1				G7-1	G5-1		
G6-1	G4-1				G6-1	G4-1		
G5-1	G3-1				G5-1	G3-1		
G4-1	G2-1		Serial Channel 2		G4-1	G2-1		
G3-1	G1-1				G3-1	G1-1		
G2-1	G0-1				G2-1	G0-1		
G1-1					G1-1			
G0-1					G0-1			
B7-1	B5-1				B7-1	B5-1		
B6-1	B4-1				B6-1	B4-1		
B5-1	B3-1				B5-1	B3-1		
B4-1	B2-1		Serial Channel 1		B4-1	B2-1		
B3-1	B1-1				B3-1	B1-1		
B2-1	B0-1				B2-1	B0-1		
B1-1					B1-1			
B0-1					B0-1			
R7-2	R5-2				R7-2	R5-2		
R6-2	R4-2				R6-2	R4-2		
R5-2	R3-2				R5-2	R3-2		
R4-2	R2-2		Serial Channel 3		R4-2	R2-2		
R3-2	R1-2				R3-2	R1-2		
R2-2	R0-2				R2-2	R0-2		
R1-2		_			R1-2			
R0-2					R0-2			
G7-2	G5-2				G7-2	G5-2		
G6-2	G4-2				G6-2	G4-2		
G5-2	G3-2				G5-2	G3-2		
G4-2	G2-2		Serial Channel 2		G4-2	G2-2		
G3-2	G1-2			L	G3-2	G1-2		
G2-2	G0-2				G2-2	G0-2		
G1-2					G1-2			
G0-2					G0-2			
B7-2	B5-2				B7-2	B5-2		
B6-2	B4-2			H	B6-2	B4-2		
B5-2	B3-2			-	B5-2	B3-2		
B4-2	B2-2		Serial Channel 1	H	<u>B4-2</u>	B2-2		
B3-2	B1-2			\vdash	B3-2	<u>B1-2</u>		
B2-2	B0-2			-	B2-2	<u>B0-2</u>		
B1-2				H	B1-2			
B0-2					B0-2			

Table 5. PanelLink Technology Data Mappings for Color 24-bpp and 18-bpp 2-pixel/clock TFT Input/Output FPD Support

5. 12

_

Transmi	tter Input		Transmission		Receiver Output			
Т	FT		TFT		TF	T		
1-nix	el/clock		1-nixel/clock		2-nixel	/clock		
24-bpp	18-bpp	-	24-hpp 18-hpp		24-hpp	18-hpn		
R7	R5	-			R7-1	R5-1		
R6	R4				R6-1	R4-1		
R5	R3	-			R5-1	R3-1		
R4	R2	-	Serial Channel 3	Π	R4-1	R2-1		
R3	R1	_			R3-1	R1-1		
R2	RO				R2-1	R0-1		
R1					R1-1			
R0					R0-1			
G7	G5				G7-1	G5-1		
G6	G4				G6-1	G4-1		
G5	G3				G5-1	G3-1		
G4	G2		Serial Channel 2		G4-1	G2-1		
G3	G1				G3-1	G1-1		
G2	G0				G2-1	G0-1		
G1					G1-1			
GO					G0-1			
B7	B5				B7-1	B5-1		
B6	B4				B6-1	B4-1		
B5	B3				B5-1	B3-1		
B4	B2		Serial Channel 1		B4-1	B2-1		
B3	B1				B3-1	B1-1		
B2	B0				B2-1	B0-1		
B1					B1-1			
B0					B0-1			
					R7-2	R5-2		
					R6-2	R4-2		
					R5-2	R3-2		
			Serial Channel 3		R4-2	R2-2		
					R3-2	R1-2		
		_			R2-2	R0-2		
		_			R1-2	_		
					R0-2			
					G7-2	G5-2		
					G6-2	G4-2		
					G5-2	G3-2		
			Serial Channel 2		G4-2	G2-2		
					G3-2	G1-2		
					G2-2	G0-2		
					G1-2			
					G0-2			
		_			B7-2	B5-2		
		_	Serial Channel 1		B6-2	B4-2		
		_			B5-2	B3-2		
					B4-2	B2-2		
					B3-2	B1-2		
					B2-2	B0-2		
		_			B1-2			
					B0-2			

 Table 6. PanelLink Technology Data Mappings for Color 24-bpp and 18-bpp 1-pixel/clock Input to 2-pixel/clock

 Output TFT FPD Support

Transmi	tter Input	Transmission	Receiver Output				
Tansin	FT	TFT	TE	TFT			
2-niv	n l/clock	2-pivel/clock	1-pivol	1-pixel/clock			
24-bpp	18-hpp	24-hpp 18-hpp	24 hpp	18 hpp			
D7 1	D5 1	24-0pp 10-0pp	24-0pp	D5 1			
P6 1	P4 1	-		D4 1			
D5 1	D2 1	-	RU D5	D2 1			
RJ-1 R4-1	R3-1 R2-1	Serial Channel 3	RJ R4	P2_1			
R4-1 R3-1	R1-1	Serial Chaliner 5	R4 R3	R2-1 R1-1			
R2-1	R0-1	-	R2	R0-1			
R1-1	100-1	-	R1	10-1			
R0-1		-	RO				
G7-1	G5-1		G7	G5-1			
G6-1	G4-1	-	<u> </u>	G4-1			
G5-1	G3-1		G5	G3-1			
G4-1	G2-1	Serial Channel 2	G4	G2-1			
G3-1	G1-1		G3	G1-1			
G2-1	G0-1	-	G2	G0-1			
G1-1			G1				
G0-1			GO				
B7-1	B5-1		B7	B5-1			
B6-1	B4-1	-	B6	B4-1			
B5-1	B3-1	-	B5	B3-1			
B4-1	B2-1	Serial Channel 1	B4	B2-1			
B3-1	B1-1		B3	B1-1			
B2-1	B0-1		B2	B0-1			
B1-1		-	B1				
B0-1		- 1	BO				
R7-2	R5-2						
R6-2	R4-2						
R5-2	R3-2						
R4-2	R2-2	Serial Channel 3					
R3-2	R1-2						
R2-2	R0-2						
R1-2							
R0-2							
G7-2	G5-2						
G6-2	G4-2						
G5-2	G3-2						
G4-2	G2-2	Serial Channel 2					
G3-2	G1-2						
G2-2	G0-2						
G1-2							
G0-2							
B7-2	B5-2	-					
B6-2	B4-2	-					
B5-2	B3-2						
B4-2	B2-2	Serial Channel 1					
B3-2	B1-2						
B2-2	B0-2						
B1-2							
B0-2							

 Table 7. PanelLink Technology Data Mappings for Color 24-bpp and 18-bpp 2-pixel/clock Input to 1-pixel/clock

 Output TFT FPD Support

Integration

To meet the demands of the PC market, PanelLink Technology is manufactured using cost effective standard CMOS process technology. This allows PanelLink Technology to be easily integrated into FPMA and FPD controllers. This integration helps reduce EMI by eliminating the wide high speed parallel data bus from the FPMA and transmitter as well as from the receiver to the FPD controller. Integration will also reduce cost by eliminating components.

An important benefit of integrating the receiver into the FPD controller is that it can be made "Intelligent". More functions and programmability can now be implemented allowing FPD manufacturers to differentiate their panels with rich features. This will also reduce development cycles of the FPD manufacturer of new FPDs, which will in turn reduce total cost.

In the near future, some features that could be implemented through integration in an Intelligent FPD controller are bidirectionality, USB and P1394 interfaces, precise gamma correction, and better display quality for passive DSTN and large size active TFT FPDs. Figure 1 shows what the future FPD monitor could be with an Intelligent FPD controller.



Figure 1. Possible Future Intelligent FPD Monitor

With a "Bi-directional Intelligent FPD Interface Controller", the FPD monitor now becomes an intelligent terminal. The keyboard, mouse, speaker, and microphone can be connected via the USB port of the Intelligent FPD Interface Controller. Optional USB devices can also be connected via an external USB connector. The video camera, FDD, and CD-ROM can be connected via the P1394 port of the Intelligent FPD Controller. Optional P1394 devices can also be connected via an external P1394 connector. The main server is located elsewhere and connected via the new bi-directional high speed serial interface. There is no need for an expensive PC motherboard with CPU, Memory, Graphics controller, and HDD. The Intelligent Monitor now becomes the true low cost NetPC, Network PC, Web Browser, Set-Top Box, etc. of the future.

VESA TMDS Applications

A. High Refresh and Reduced Blanking Support

From Tables 1, 2 and 3 above; it clearly shows that with VESA P&D TMDS, the following can be supported with the current specified operating frequencies :

SiI	V	GA	SV	GA	XC	GA	SX	GA	UXGA	
Part	VESA '	Timings	VESA Timings		VESA Timings		VESA 7	Fimings	VESA 7	Timings
#	Normal CRT Timings w/ Max. Blanking	GTF Timings w/ Min. Blanking Times								
	Times		Times		Times		Times		Times	
100/101	> 80Hz	> 80Hz	> 80Hz	> 80Hz	< 62Hz	> 80Hz	NA	NA	NA	NA
140/141	> 80Hz	> 80Hz	> 80Hz	>80Hz	< 79Hz	> 80Hz	NA	< 63Hz	NA	NA
150/151	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	< 62Hz	> 80Hz	NA	< 56Hz

Table 8. Refresh Rates Supported of Various Resolutions with VESA P&D TMDS Specified Frequencies

From Tables 1, 2 and 3 above; it clearly shows that with VESA P&D TMDS, the following can be supported with the current lab tested operating frequencies :

Table 9. Refresh Rates Supported of Various Resolutions with VESA P&D TMDS Lab Tested Frequencies

SiI	VGA		SVGA		XGA		SXGA		UXGA	
Part	VESA Timings		VESA Timings		VESA Timings		VESA Timings		VESA Timings	
#	Normal	GTF	Normal	GTF	Normal	GTF	Normal	GTF	Normal	GTF
	CRT	Timings	CRT	Timings	CRT	Timings	CRT	Timings	CRT	Timings
	Timings	w/ Min.	Timings	w/ Min.						
	w/ Max.	Blanking	w/ Max.	Blanking						
	Blanking	Times	Blanking	Times	Blanking	Times	Blanking	Times	Blanking	Times
	Times		Times		Times		Times		Times	
100/101	> 80Hz	> 80Hz	> 80Hz	> 80Hz	< 79Hz	> 80Hz	NA	< 64Hz	NA	NA
140/141	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	< 56Hz	< 75Hz	NA	< 51Hz
150/151	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	> 80Hz	< 76Hz	<u>> 80Hz</u>	< 50Hz	< 68Hz

The market is already very familiar with the fact that a higher refresh rate produces a better display on the CRT monitor. This is due to the characteristic of the CRT. TFTs do not have the same characteristic and a higher refresh rate will not necessarily produce a better display on the TFT monitor. But since the market is already very familiar with higher refresh rate producing a better display, the FPD monitor manufacturer must be able to support higher refresh to satisfy the market. In this way, the FPD monitor manufacturer does not have to educate the market that TFT monitors require only 60Hz refresh, and a higher refresh rate will not necessarily produce a better display like that of CRT monitors.

Being able to support higher refresh rate also allows support for the newer higher refresh DSTN panels. These high refresh DSTN panels have been advertised as having response times coming close to that of TFT panels, so having higher refresh support will produce a better display on higher refresh DSTN monitors.

VESA P&D TMDS allows FPD monitor manufacturers to support a wide variety of FPD monitors (VGA to UXGA) with a wide variety of refresh rates (with normal or reduced blanking) using a wide variety of FPD technologies (TFT, normal refresh DSTN, high refresh DSTN, etc.).

B. Analog Multimedia Accelerator and FPD Projection Support

Currently, the majority of FPD monitors are used with existing Analog CRT Multimedia Accelerators like how CRT monitors are used as shown in Figure 2. This is because there is a large installed base of Analog CRT Multimedia Accelerators in the market. This means that the interface of the FPD monitor is analog RGB and multi-sync frequency. Unfortunately, an FPD is digital and fixed frequency. Therefore, there must be some kind of analog-to-digital as well as multi-sync frequency-to-fixed frequency conversion support. These conversion logic resides on the FPD monitor side and is custom designed by each FPD monitor manufacturer. The display quality is highly dependent upon the quality of the custom conversion logic. Usually, the better the display the more expensive the conversion logic since better quality chips are used. Figure 4 shows a block diagram of what could be on this custom conversion logic module. All of these statements also holds true for the FPD projector market. Figure 3 shows a similar connection as in Figure 2 using a notebook computer and a digital FPD projector.

If the conversion logic was removed from the FPD monitor and placed on the driving system side as shown in Figure 5, it would offer tremendous benefits. A few of the major benefits would be (1) the FPD monitor manufacturer now has to only support one interface - digital VESA P&D TMDS, to support both analog and digital markets. (2) Display quality could be improved by moving the conversion logic closer to the source and transmitting the data digitally via VESA P&D TMDS. (3) EMI could be reduced by moving the high frequency conversion logic to the system side where it could be better shielded. (4) The conversion logic can become an add-in card on the driving system side. This will drive down costs tremendously with many add-in card manufacturers offering this type of conversion add-in card. (5) All of these benefits will, in the end, lower the FPD monitor costs and open up new markets.

If, instead of having the conversion logic on an add-in card, if a module was implemented instead, then this conversion logic module could be used for the digital FPD projector market as well. Having both an add-in card and a module version of the conversion logic would give customers tremendous choice allowing them to choose either using their existing Analog CRT Multimedia Accelerator or using a Digital FPMA. This will allow FPD monitor manufacturers to enter new markets with new applications. This is described more in the following sections.









Figure 5. Block Diagram of Analog-to-Digital and Multi-Frequency-to-Fixed Frequency Conversion Logic Module Moved to Driving System Side as an Add-in Card using VESA P&D TMDS

Figures 6 - 10 shows a few examples of some implementations of the one digital VESA P&D TMDS interface that supports both Analog CRT and Digital Flat Panel Multimedia Accelerators.



Figure 8. Digital VESA P&D TMDS FPD Monitor with Analog CRT Multimedia Accelerator







Figure 10. Digital FPD Projector with Digital FPD RGB Output with a Notebook

C. Long Distance Copper Cable Support

VESA P&D TMDS can support copper cables up to 10m. If there are some applications that require further distance support, then a simple TMDS repeater can be built every 10m until the desired distance is achieved. An example of an application of this is Point of Sales (POS). Figure 11 shows a block diagram of a 20m distance support. Longer distances can be supported with additional TMDS repeaters, which could theoretically produce infinite distance support.



20m

Figure 11. Block Diagram of TMDS Repeater Application for Very Long Distance Using Copper Cables

D. One-to-Many Support

Most applications of FPD monitors are single unit applications. There are some applications that require more than a single unit FPD monitor. An example of this could be board conference room where each person has an individual FPD monitor to view. There could also be a projection of the image being viewed on the individual FPD monitors for presentations. Figure 12 shows a block diagram of a one to 4 FPD monitor and 1 projection system.



Figure 12. VESA P&D TMDS One-to-Many Application using Copper Cables

E. Fiber-Optic Support

VESA P&D TMDS can support copper cables up to 10m. If there are some applications that require very long distance support, then a fiber-optic transmitter/receiver link can be directly connected to TMDS transmitter/receiver. No additional logic is required to interface TMDS to a fiber-optic. TMDS has been tested up to 500m with a fiber-optic link. This is shown in Figure 13. The distance limit for a single fiber-optic link is set by the limitations of the fiber-optic link itself. For longer distances, the above TMDS repeater used in conjunction with a fiber-optic link could theoretically produce an infinite fiber-optic distance support.



Figure 13. 500m VESA P&D TMDS Fiber-Optic Application

With a fiber-optic splitter, the above mentioned concept of One-to-Many FPD can also be accomplished. This is shown in Figure 14.





F. Remote Terminal with Shared and Separate Power Supply Support

Some applications of FPD monitors use one power supply. The power from the computer system is used to power the FPD monitor as well through the interconnect cable. They share one power supply. As shown in Figure 15. In this application, the TMDS transmitter is connected directly to the TMDS receiver. TMDS allows the voltage margin to be +/-10% VCC in this application.



Figure 15. Single Power Supply for Both Computer and FPD Monitor

In some other applications, the FPD monitor has its own separate power supply source, as shown in Figure 16. The computer and FPD monitor have separate power supplies. In this application, the TMDS transmitter is connected to the TMDS receiver via capacitor-coupling as shown in Figure 17. TMDS allows the voltage margin to be +/-10% VCC of the individual power supplies. This translates into a total VCC margin of +/-20%, as an example +10% on the computer VCC and -10% on the FPD monitor VCC.





Figure 17. TMDS Capacitor Coupling for Separate Power Supply Applications

Conclusion

A single, simple, scaleable, logical, and standard interface that spans VGA to UXGA resolutions and beyond, and supports various FPD technologies is the ideal interface that will accelerate the FPD monitor, notebook, and embedded markets. This interface that incorporates all of the above mentioned major features - reliable, scaleable, and integrateable - is the interface of choice. It is the VESA P&D standard, which is based on the features and architecture of PanelLink Technology (TMDS). It now allows manufacturers to design FPD systems with confidence knowing that the interface will remain constant through various technology and performance generations. It provides true inter-operability which will enable new applications and wide market acceptance.

Chips & Technologies, Trident Microsystems, Cirrus Logic, and LG have all licensed the transmitter to be integrated into their respective FPMAs. Silicon Image has integrated the receiver into the FPD controller to produce an Intelligent FPD controller.

Chips & Technologies and Hyundai have signed on as alternate sources of the discrete transmitter/receiver products.

References :

- 1. VESA CRT Monitor Timing Specification
- 2. VESA GTF Timing Proposal
- 3. VESA P&D Specification and FPDI-2 Proposal



AMPSLIMTM 1.25 MM CONNECTOR

for the

VESA FPDI-2 · Flat Panel Display Interconnect Standard



- Low Profile
- Light Weight
- Cost Effective
- Reliable
- Scaleable
- High Performance
- Available

 Offered as an Open Interface for this Standard



Position Sizes 8, 14, and 20 Shown

Page 2
PRODUCT FEATURES AND BENEFITS

AMPSIIm 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard

Low Profile Connector Minimizes Signal Path And Right Angle Fransitions Providing Exceptional Electrical Performance. Near Zero Skew Due To The Single-Row Design, Short Connector Length And Low Profile Height •••



- Ultra-low Profile Offset Mount Has a Height of Only 1.30 mm - Horizontal Mount Has a Profile Height of 1.85 mm
- Very Light Weight, Low Mass Connector System Stays Mated During Shock and Vibration --- Total Weight per Connector Set Is about ½ Gram **
- Cost Effective Tin Interface Design Meets the Flat Panel Interconnection Needs of Today's Systems with the Flexibility to use the Same Interface on Tomorrow's High Performance Systems *
- High Reliability of the Separable Interface Is Provided by the High Normal Force, Tinplated Contact Design. Issues of Fretting Corrosion Due to Vibration or Micro-motion at the Separable Interface Are Addressed by this Design ÷
- Uniquely Compatible with Flexible Printed Circuits Which Plug Directly Into the Board Mounted Receptacle --- A Plug Connector is Not Needed *

PRODUCT FEATURES AND BENEFITS

AMPSIim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard



 Unique Receptacle Connector
 Permits the Interconnection of Flat Panels with Either:
 Discrete Wires,
 Twisted Pair Wires, or

Flexible Printed Circuits



Page 4

PRODUCT FEATURES AND BENEFITS AMPSlim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard	onnectors	ed Tab Contact, Is Applied to the Wire, Endures Handling	ned for Fast and Easy Application of Crimp-snap Style Lots to Twisted Pair or Discrete Wires Using AMP's High d Applicators	 Accommodates Wide Wire Range of #28 to #32 AWG Wires with Insulation Diameters of 0.45 mm to 0.92 mm 	 Very Stable Mating Interface Is Provided by the Rugged Tab Contact Which Is Surrounded by Plastic, Allowing for Flexing of Cable 	 Proper Mating Is Signaled by Both Visual and Tactile Feedback Features
AMPSII	Cable Connecto	 Rugged Tab Co and Insertion I 	 Designed for Fa Contacts to Tw Speed Applicat 			

14

AMA

CURES AND BENEFITS d Connector for the VESA FPDI-2 Standard	l Offset Mount Designs)	flated Directly to the Receptacle Connector Without the Reducing Costs by Eliminating the Second Connector and ssing Costs	 Board Mounted Product Is Compatible with Hand Placement for Fast and Easy Prototyping and Packaged for High Speed Pick-and-place Equipment for Your High Volume Production Needs 	 Surface Mount Design, Utilizing Only One Side of the Circuit Board Minimizes Board Space and Requires No Holes in the Circuit Board, 	 Solderable Hold-downs Retain the Connector During Mating and Unmating 	AMP Page 6
PRODUCT FEAT AMPSIIM 1.25 mm Wire to Boa	Board Connectors (Horizontal and	 Unique Design Permits FPC to Be I Use of a Plug Connector, Thereby I the Associated Handling and Proce 				

CIRCUIT BOARD ILLUSTRATIONS

AMPSIim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard

Skew is virtually zero due to the single-row design, low profile height, and short connector length. *



MECHANICAL PERFORMANCE REQUIREMENTS AMPSIim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard

	Connector Mating Force (20 Position)	EIA-364-13A
÷.	Connector Unmating Force (20 Position)	EIA-364-13A
**	Physical Shock50 G's	EIA-364-27A Condition A
***	Vibration, Low Frequency10-50-10 Hz	EiA-364-28A Condition I
**	Durability (Tin interface)	ElA-364-09A

Page 8

ELECTRICAL PERFORMANCE REQUIREMENTS AMPSlim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard

**	Voltage Rating	EIA-364-13A
•	Current Rating w/#28 AWG Wire1.5 Amp	
•	Dielectric Withstanding Voltage500 V, min	EIA-364-20A
•••	Insulation Resistance500 megohms, min	EIA-364-21A
***	Contact Resistance	EIA-364-23A

Page 9

	ENVIRONMENTAL PERFORMANCE REQUIREMENTS AMPSIIM 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard
*	Operating Temperature Range
**	Thermal Shock
***	Humidity, Steady State 40°C at 90-95% RH for 96 Hours EIA-364-31A Method I, Condition B
***	 Mixed Flowing GasEnvironmental Class III, 20 Days

EIA-364-17 Method 1005
85°C for 96 Hours
Temperature Life

Page 10

AMP

PROPOSED AMPSLIM CONNECTOR PIN-OUT

AMPSlim 1.25 mm Wire to Board Connector for the VESA FPDI-2 Standard

20 POSITION CONNECTOR

DESCRIPTION	VCONTRAST	+5 VDC	DDC Clock	DCC Data	VDD2	VDD1	Ground/VDD Return	Ground/VDD Return	TMDS Data 2 +	TMDS Data 2 -	TMDS Data 2 Shleld	TMDS Data 1 +	TMDS Data 1 -	TMDS Data 1 Shleld	TMDS Data 0 +	TMDS Data 0 -	TMDS Data 0 Shleld	TMDS Clock +	TMDS Clock -	TADO Cleab Chiald
# NId	٢	2	e	4	ß	9	2	8	6	10	11	12	13	14	15	16	17	18	19	20

OPTIONAL 8 POSITION CONNECTOR

DESCRIPTION	VSYNC_OUT (from TMDS Rx)	HSYNC_OUT (from TMDS Rx)	TIMINGVALID	Stereo Sync (TMDS Control Bit 3)	CTL2 (TMDS Control Bit 2)	CTL1 (TMDS Control Bit 1)	Ground/+ 12 VDC Return	+ 12 VDC	
PIN #	1	2	3	4	5	9	7	8	

Notes: Optional connector for FPD customization and added functionality needed for desktop monitor applications.

Notes: The differential pairs for the data clock and TMDS links each have an isolated return line. These return lines are also isolated from each other.

Point 1.20 mm vvire to board Connector Provides:	Single-Row High Performance Connector System Which Exceeds The Critical VESA Performance Requirements For Applications Using TMDS	Low Profile Height And Light Weight Required For Notebook Display Systems	Cost Effective Solution For Both Low And High Performance Systems Using Twisted-Pair Wires Or FPC	Provides System Manufacturer With Numerous Interconnection And Cabling Options To Fit Demanding Packaging Requirements.	Easily Scaleable To Other Sizes And Configurations For Future VESA Requirements Associated With XGA And Other High Resolution Graphics Enhancements	Tooled Product, Available Now	Open Interface Standard	selection of this connector system not only provides industry with a d interface for XGA systems, but is applicable to SXGA systems, with r future performance requirements.
The AN	•	•	•	•	•	•	*	VESA's standa room f

					0
dard		717-592-5266	04:824.6268	717-592-6179	Page 1
ONTACTS ctor for the VESA FPDI-2 Stan	KOCE	717-592-4819	704-824-6343	717-592-6267	
AMPSLIM C lim 1.25 mm Wire to Board Conne	EMMAIL	emyers@amp.com	Arbyouk Coamp com	lskopp@amp.com	AN
AMPS		Engineering Earl Myers	Product Manager Joseph Byouk	Standards Larry Kopp	







- High resolution computing device
- Large screen progressively scanned display
- Bi-directional communication and software display control
- Wireless input devices keyboard, remote, gamepads
- Open industry PC Theatre interconnectivity standards





 $1\hat{\mathcal{J}}$



PC Theatre Interface Proposal Overview

- Plug and Display (P&D) connector The PC and display use the VESA
- Connector supports RGB, PanelLink, Pixel clock, 1394, USB, and DDC
- Single cable between PC and Display
- PC Theatre products must provide adapter cable if P&D connector is not used





PC Theatre Interface Proposal Overview

The PC and display support two different viewing modes

- PC Mode configured for the display of PC graphics
- TV Mode configured for the display of TV video
- TV video quality, or make it more like that of a Video enhancements can be used to improve standard TV (overscan, VSM, white peaking)

PC Theatre Interface Proposal Overview USB supported in the PC and display Bi-directional to support display control and sending user input (front button panel, IR receiver) to the PC for processing	 VESA Monitor Control Command Set (MCCS) standard defines display control commands USB HID Monitor Control Class Definition for display control 	 USB Audio Class Definition for audio control USB HID Usage Tables for IR receiver and front button panel communication
--	---	---

Display Data Channel (DDC-2B) and Extended Display Identification Data The PC and display support VESA (EDID) standards

- PC uses EDID to identify the capabilities of the display
- Support EDID Version 1.0, Revision 1, with Version 2.0 as an option
- Compatible with standard PCs and monitors



PC Theatre Interface Proposal Overview

gamepads, display front button panel) is passed to the PC for processing User input (remote, keyboard,

- PC and display act as one system
- Common user interface generated by the PC, with optional support of display user interface
- Display can support stand-alone and slave modes



PC Theatre Interface Proposal Overview

Basic operation is standardized

- Insure compatibility
- Enable PC to share display's resources
 - **D** Tuner
- **D** Remote
- □ Front button panel
- Bear connector panel
- Improve customer understanding and acceptance







PC Theatre Configuration



-

PC Theatre System with Full Support







ADVANCED

TECHNOLOGY PROGRAM

Introduction to the Advanced Technology Program (ATP) **Program Manager, ATP Carlos E. Grinspon**

Fax: 301-926-9524 Tel: 301-975-4448

E-mail: carlos.grinspon@nist.gov **URL:** www.atp.gov National Institute of Standards and Technology **Technology Administration**

U.S. Department of Commerce



Basic Characteristics of the

ATP

- likely to stimulate economic growth, but unlikely to be Unique mission focus - high risk, high-payoff projects undertaken without cost sharing
- for projects and programs, manages projects, cost-Partnership with industry - industry proposes ideas shares with NIST
- Published selection criteria (factors include both technical merit and credibility of business plans)
 - Built-in sunset provisions
- Extensive rigorous peer review
- Rigorous project and program impact assessment underway, preliminary results are encouraging
 - General competitions plus focused programs

Two Ways to Participate in ATP

 General Competitions
 (Open to all technologies/ industries



 Focused Program
 Competitions (Clusters of related projects



ATP Eligibility

Individual Companies

- No more than 3 years
- Up to \$2M total
- NIST pays only direct costs
- No direct funding to universities, government agencies or nonprofit independent research institutes

Joint Ventures

- No more than 5 years
- No limit on award amount
- NIST share less than 50%
- Must involve two or more for-profit companies, both doing research, and both contributing to the match 1
 - JV administrator may be industry or independent research organization





ATP Focused Programs

- Tools for DNA Diagnostics
- Information Infrastructure for Healthcare
- Manufacturing Composite Structures
- Component-Based
 Software
- Technologies for the Integration of Manufacturing Applications
 - Tissue Engineering

- Catalysis and Biocatalysis
 Technologies
 - Motor Vehicle
- Manufacturing Technology Digital Video in Information
 - Networks Vapor Compression
- Refrigeration Technology
 Materials Processing for Heavy
- Manufacturing Digital Data Storage

New Focused Programs

- Industrial Process Controls
- Learning Technologies
- Microelectronics Manufacturing Infrastructure Initiative
- Photonics Manufacturing
- Premium Power
- Selective-Membrane Platforms

ATP Budget Profile



1

.
Status of ATP

- ✓ 3,083 Proposals submitted by industry
- ✓ 352 projects funded with 842 participants
- \$2.32 billion advanced technology development funded
- \$1.15 billion in ATP share
- \$1.17 billion in industry cost share
- Small business are thriving
- >50% of projects are led by small businesses
- Joint ventures have many small business participants
- Universities play a significant role
- More than 100 different universities involved
- More than 250 instances of participation
- Numerous partnerships with NIST Laboratories

352 ATP Awards By Technology Area (As a percent of \$1,151 M)



Thirty Competitions (1990-1997)

.

.

-

-

-

1

K.

Res.

-

-

ATP Benefits (Silber Survey)

- Facilitated and accelerated high risk research
- Stimulated collaboration and formation of strategic alliances
- Shortened R&D cycle
- Accelerated commercialization of the ATPrelated technology
- Attracted additional funding
- Improved competitive standing
- Discovery of new applications for ATP technology
- Change in corporate philosophy

Guide for Submitting Program Ideas to ATP

- We are looking for revolutionary programs with the potential to bring fundamental change to industry.
- Make your voice Heard!
 See the May 1997 Guide booklet for submitting your ideas to ATP.



Information	P Mailing List	<i>CT</i> 800-ATP-FUND (800-287-3863)	(301) 926-9524	atp@nist.gov	
To Browse ATP World Wide Web: http:	To Get on the AT	Call toll-free:	Fax your name and address to:	Send an e-mail message to:	

5 36 -

1394 and the VESA Home Network

Joel DiGirolamo Program Manager New Applications Business Development Lexmark International

LEXM ARK

VESA HNW Goals

- Interoperability
 - Any Device to Any Other Device
 - Low Bandwidth to High Bandwidth
- Common Interface & Protocols on Home Side for Access Providers
- Directory Services
- Plug and Play
- Provide Transition Analog to Digital
- Connect "Islands" of Technology

LEXM \RK







X

-1

-











-















-









1

de.

5. . (s.

- A.

























-

4

18

N

-

1









-

-

N

Ā









14

N

Ń









1

N

.

. .









Common Internetworking Protocol

- Requirement to Connect Heterogeneous Networks
- Need Basic Device Communications
 Transport, Control, Management
- Allows Network Devices, End Devices and Access Devices to Communicate
- Considerations:
 - Addressing, Isochronous Capability, NW Management and NW Configuration

LEXM \RK





Issues

N

A

-

- Decompress at Final Destination
- Channel Selection at Access Device or Before
- Must Support Upstream Video
- Error Handling & Conditional Access at Access Device

LEXM \RK







Industry Participation Silicon Chip Consumer • Electronics Home • Computer Automation Telecomm. Connector . Networking Media 0 Cable TV LEXM ARK

N










Display Forum '97 Workshop DARPA HDS Program 10/20/1997

Electronics Technology Office High Definition Systems Bruce Gnade DARPA





IMPROVED PERFORMANCE FOR THE WARFIGHTER

-Displays often control information uptake impacting the speed and effectiveness of decision making -Essential for the digital battlefield from command-and-control to the foot soldier

- INCREASED RELIABILITY AND READINESS
- -Typical MTBF for CRT's or mechanical instruments is 300 hrs

-Major reduction in Lifecycle Costs



DARPA HDS Program



- History where the program has been - (1990-1996)
- Current where we are today
- (1997)
- Future where are we going? / where should we be going? -(1998-2000)



HDS Display Funding History





	DoD Display P	rogra	Sma
DARPA CO	RE TECHNOLOGY AND SY	STEMS	PROGRAMS
	PROGRAM	YEARS	PURPOSE
High Definition Sy	stems (HDS)	89 - Pres.	Create new display technology
Head Mounted Di	splay Systems (HMDS)	93 - 97	Demonstrate HMDs in field
United States Dis	play Consortium (USDC)	93 - Pres.	Provide industry a voice
Advanced Inform	ation Component Manufacturing (AICM)	93	Access DoE labs expertise
Phosphor Techno	logy Center of Excellence (PTCOE)	94 - Pres.	Establish phosphor research
Thin Film Transis	or Teams (TFT Teams)	94 - Pres.	Team academia with industry
AMLCD MANU	FACTURING TESTBEDS AND DO	MESTIC (CAPACITY FUNDED BY DARPA
	Program	YEARS	PURPOSE
AMLCD Manufact	uring Technology (\$50M)	93 - 94	Manufacturing testbed (OIS)
High Density AML	.CD Mfg Technology (\$25M)	94 - 95	Testbed (Xerox/Standish/ATT)
Defense Productio	on Act Title III for AMLCD (\$30M)	94 - Pres.	Increase domestic capacity

.

-5

-

N

.1

s (cont.)	(TRP) DUAL USE	 S PURPOSE Develop advanced EL (Planar-led) Use US Intel. Prop. (Candescent-led) French Intel. Prop. (Raytheon/Motorola) 	GRATION	PURPOSE Integrate FPD w/OEM (Micron)
DoD Display Program	OGY REINVESTMENT PROGRAM	PROGRAMYEARSectroluminescent, inorganic (\$16M)94 - 97Display, High Volume (\$20M)94 - 97Display, High Performance (\$13M)94 - 97	TACOM HTP FOR VERTICAL INTE	PROGRAM YEARS Display, (FED OEM) 97 - 98
	TECHNOL	Active matrix ele Field Emission I Field Emission I	HDS AND	Field Emission

-J



HDS PROGRAM GOALS



OBJECTIVE:

improved ruggedness, while pushing the state-of-the-art in display performance. Demonstrate DARPA-funded diverse, but specific, DoD needs. The goals include **Develop leading-edge display technology to meet** increased power efficiency, reduced weight and technology in military applications.



High Definition Systems Program



- Current emphasis for HDS program
- rugged displays (**organic EL, zero-power** reflective, self-assembled electronics, accelerate the development of flexible, etc.)
- demonstration phase (FED, Color EL, push maturing technologies to etc.)
- increase the demonstrations/evaluations of HDS developed technology (DMD, TFEL, plasma, etc.)

AND HAR	systems becoming	nal power	Hold
Display	e (CRT) display and ABCCC are	ole vith 12-14 operatior eight, volume, and	DA: 200%
Plasma	ACS, JSTARS	plier F, not field repairat 3F ~ 500 hours lane - flying now w -3 maxed out in w	of FPD Technolo It reduction/aircraft A lb reduction/aircraft 0 watts 3F > 3300 hours, ace in field ng area increase: ⁻
1 ³³ Color	jing large screen ions such as AM	Single foreign sup pport: \$208K/CR1 e Resources: MTE i 14 displays per p orm Resources: E	 Meigh Weigh Weigh Powe Powe 175 R&M: MTE MTE MTE Mte Powie
S	PROBLEM: Agused in applicat unsupportable:	 Availability: Logistics Suj Maintenance AWACS has Use of Platfo 	1280 x 102 SXGA Resolu

-

-

-

· N

.1

1



Digital Micromirror Device



> Evaluated at Prairie Warrior exercise > Evaluated for CLADS program Demonstrated resolution of 2048 x 1152 21" Rear projection system 40" Rear projection system







LLNL Poly-Si TFT's on Plastic



- Fabricated entirely below 100°C on polyester. 0
- Laser crystallized channel, laser doped source-drain. •









Self Orienting, Fluidic Transport SOFT -- Beckmen Displays









VII. Track II: Display Measurement Workshop

N



Steve Brown and Yoshi Ohno N.I.S.T.	Collaborators: Jonathan Hardis, Thom Germer	Partially supported by the Air Force: CCG97-42
	Steve Brown and Yoshi Ohno N.I.S.T.	Steve Brown and Yoshi Ohno N.I.S.T. Collaborators: Jonathan Hardis, Thom Germer

 The uncertainties of color measuring instruments	measurements in
(tristimulus colorimeters and spectroradiometers) are often	- color reproduction
not well known or not are not satisfactory for high-	- the display industry
accuracy applications. Uncertainties of tristimulus colorimeters often exceed	- the aircraft industry
0.01 in x,y and 10 % in luminance. Needs for improved accuracy and uniformity of display	- the optical radiation measurement community



— +/- .001 in x,y and 1 % in luminance.

- Establish NIST calibration services for color measuring instruments for various display colors.
- Develop improved calibration methods that allow simple and accurate calibration of tristimulus colorimeters for all colors of a display.
- Develop instrumentation and methodologies to measure additional properties of displays and their influence on color measurement.

Factors Contributing to Measurement Error in x,y

- Noise
- Stray Light
- NIST Calibration Schemes
- Colorimeter Calibration Facility
- > Reference SpectroRadiometer
- Goniometric Aspects of Displays
- Tristimulus Colorimeters
- Evaluate Matrix Methods
- > Four Color Method (Y. Ohno and J. Hardis)
- Summary



Mix Red, Green, and Blue from a Ref. Monitor in different combinations to form colors used in simulations.





 \mathbb{V}_{I}

Blue	255	0	0	255	0	255	255	255	100	50	255	50	100	100	50	100
Green	255	0	255	0	255	255	0	100	50	255	50	100	255	50	100	100
Red	255	255	0	0	255	0	255	50	255	100	100	255	50	100	100	50





*

Stray Light

Random Noise



(%)⊼∇

 Measurement noise and stray light can have a large effect on x,y, Y.

Presidence of Strengthered

- To achieve +/-.001 in x,y for all colors
 - Noise < 0.5 %
- Stray Light < 0.1 %.
- Study effects of wavelength error and variable bandpass on x,y.







Display Colorimeter Calibration Facility reference plaque Flat Panel Signal Generator CRT **Double Monochromator** Test Instrument **Diode Array**



Goniometric Aspects of Color Measurement

- measurements including Evaluate spatial and angular aspects of colorimetric VDU - uniformity
- of color measurement angular dependence 1
- Evaluate display surface characteristics





.

*

.

*

TRISTIMULUS COLORIMETERS



Sources of Uncertainty in x, y

- Accuracy limitations
- Spectral mismatch is inevitable in tristimulus colorimeters.
- Calibration method
- Colorimeters are normally calibrated against CIE Illuminant A.




 $\Delta \mathbf{X}$ $\Delta \mathbf{y}$ 25-24 Station of 9 \sim 4 4 ф the second s 0 -0 Colors δ ω 0 Φ 275 \sim 0 0 Φ 0 ဖ - Chine വ 4 က Di Barlan \sim 0 T 0 0 0 0 0 ı. i. i.

Errors in x,



difference between measured X,Y,Z and actual (ref) Matrix transformations designed to minimize the X,Y,Z for a number of display colors.

Matrix Methods

1

$$\begin{bmatrix} X_c \\ Y_c \\ Y_c \end{bmatrix} = \begin{bmatrix} a & a & a \\ b & b & b \\ c & c & c \end{bmatrix} \begin{bmatrix} X_m \\ Y_m \\ Z_m \end{bmatrix}$$

approaches used to derive the transformation matrix R. · Differences between the various methods lie in the

 New Matrix Method Assumption: Many sources of error mostly affect <i>Y</i>. Measurement noise due to flicker effect Measurement noise due to flicker effect Measurement instrument nonlinearities Measurement variation in <i>Y</i> is then a major source of <i>x</i>, <i>y</i> error using matrix correction methods. 	FOUR COLOR METHOD (Y. Ohno and J. Hardis) Minimizes error in X,y * Insensitive to errors in Luminance (Y)	
--	---	--









Toldr Cetholn Mekhood

distributions (from different displays, for > Study effects of different spectral power example).

measurement errors — noise and stray light Simulations to study contributions of — to uncertainties in x,y and Y.

1

- Described colorimeter calibration facility.
- Described plans for study of goniometric aspects of display color measurements.
- Evaluated matrix methods used for calibration of tristimulus colorimeters.



VESA/NIST Display Forum '97

Display Measurement Techniques and Standards

By Hector Lara, Photo Research, Inc.

October 20, 1997 Gaithersburg, Maryland Reliable Flat Panel Display (FPD) measurements have become a necessity in the display industry for manufacturers, system Integrators and researchers. The proliferation of standard methods for measurement is demanding efficient, accurate and repeatable analysis of such displays.

In the simplest form, a suitable measuring system should have five (5) axis motion (for 'viewing angle dependant displays'), an accurate light measuring device (LMD) and Display Under Test (DUT) control. We will discuss such systems along with a unique approach that does not use any motion to perform multi-angle measurements.

Currently there are several solutions that address most of the identified needs to characterize a flat panel display. These systems mostly differ from each other in the method they use to gather the light intensity from the display being measured.

The systems discussed here are:

- ✓ Pritchard Spot Optics
- ✓ Fourier Optics
- ✓ Collimated Optics

Pritchard Spot Optics

(Figures 1A & 1B Below)

An advantageous way is to take a photometer/colorimeter and a spectroradiometer having Pritchard spot optics and integrate them with a high precision five (5) axis motion system that will achieve high accuracy and reproducibility of all light and color measurements.

Pritchard optics provide the means of having a non-ambiguous alignment to the desired area which can be from a few centimeters in size down to a sub-pixel level.

The colorimetric measurements of an FPD in an R&D environment are best performed with a spectroradiometer that is inherently more accurate than a filter colorimeter. The use of a spectroradiometer prevents the user from having to perform additional calibrations to characterize the shortcomings of a filter colorimeter. The advantage is that a spectroradiometer is utilized to perform spectral analysis of the display which provides high accuracy colorimetric analysis that is mathematically derived from the spectral data. Luminance and contrast measurements typically require a system that possesses enough sensitivity, like a PMT based filter photometer. Because of its higher sensitivity, a photometer provides the means to accurately measure the background that is found to be at much lower levels than images (or characters) on a display. It is then reccommended that a combination of a spectroradiometer and photometer is used in high accuracy applications. Contrary to an R&D environment, in a manufacturing environment a PMT based filter instrument is desirable as it can serve the function of a photometer and a colorimeter.

Such instrument can be calibrated with a known standard (first article display of a production run) to achieve the desired chromaticity accuracy and its inherent sensitivity can be utilized for luminance and contrast measurements. In such application a single instrument (filter photometer/colorimeter) will meet the needs of all measurements.

The motion equipment utilized in these systems are high precision motorized linear and rotary stages. These lend themselves for flexibility in mechanical design to accomodate different instruments and displays types. The DUT controlling of patterns and characters can be carried out using pattern generators or simply displaying canned-patterns. This can all be performed from the computer controlling the photometer (and spectroradiometer) and the motion stages.



Figure 1A – Pritchard Optical System



Figure 1B – Pritchard Optical System

Collimated Optics (Figure 2 Below)

The advantage that this approach presents is that the system can be reduced to a desirable size as simple lens and a fiber are used to navigate in relatively small three dimensional space. These optics are used to transfer the intensity to a single detector or a spectrometer for analysis. The geometry is determined by the lens fiber combination and the measuring angle is typically in the 1° range.

The collection optics in these systems are kept at the goniometer head and its detectors are coupled via the fiber optic to a stationary location.



Figure 2 – Collimated Optics (Courtesy of Bruce Denning)

The diameter of the measurement area is controlled by the lens diameter D_L , the aperture angle θ_A , the focal length *f*, the diameter of the fiber D_F , and the measurement distance *d* as follows:

$$\theta_A = 2 \arctan(D_F/2f)$$
, and $D_M = d_L + 2 \det(\theta_A/2)$

The motion in these systems is based on linear motion stages and the angular positioning is achieved by small angular motions of the collection optics (lens/fiber combination).

Fourier Optics (*Figure 3*)

Optical-Fourier transform LMDs simultaneously capture data in an up to \pm 80° angular range to perform the optical analysis. This means the capture of multiple angles from a single measurement using a two-dimensional array as a detector. In such system the video photometer concept is utilized to take the image collected by a high numerical aperture objective. This energy is then focused at the Fourier plane crated at the focal plane of the objective which is then optically relayed onto the array to evaluate the intensity of each angle collected.

The first lens provides a Fourier transform image of the display surface. Every light beam emitted from the tested area with a θ incident angle will be focused on the focal plane at the same azimuth and at a position $x = F(\theta)$. This gives a way to quickly measure the angular characteristics of the sample without any mechanical movement.

Simply, the optical relay system scales the Fourier transform image of the measured surface on the CCD sensor. The captured image is used in order to obtain, after a suitable computation, the viewing angle map of the measured display. A system of this type will capture measuring areas of approximately 1.5mm in size. Further, the system must be moved about the display to analyze different areas of the FPD.



Figure 3 - Optical Fourier Transform Optics (Courtesy of Eldim)

The three configurations shown above have their advantages as well as disadvantages for each specific application. It is suggested that the specifications and capabilities of each system be thoroughly analyzed for best fit to your needs.

Characterizing Measuring Instruments

These systems all share one thing, and that is that they must comply with several characteristics to be useful in the characterization of displays. The CIE (Commission Internationale De L'Eclairage or International Commission on Illuminantion) recommends twelve parameters known as the "f-functions" to fully characterize an LMD. The VESA (Video Electronics Standards Association) FPD Measurements Standard discusses these in a simpler format, but it is reccommended to review the following 'f-functions' to understand the performance of light measuring devices.

To be practical, in the US the Illumination Engineers Society (IES) recommends that at a **minimum f1 through f5** should be performed. The f1 error function specifies that a relative spectral response curve be provided with every filtered function for which the instrument is used. From this data, it is than possible to calculate how the photometer will respond to light sources other than the illuminant A (at 2856 Kelvin) which is what a photometer or colorimeter is typically calibrated with in the laboratory.

The CIE recommends that if only one error is reported, that it should be the f1' error. This error specifies to the user the degree to which the relative spectral responsivity matches the spectral standard observer function $V(\lambda)$ of the human eye for photopic vision. The calculation consists of comparing the systems integrated photopic response to the CIE $V(\lambda)$ function normalized to the illuminant A that is used for calibration. The f1' error is typically presented in percentage with the best commercially available illuminance and luminance meters being at 2 to 3%.

Errors caused by an imperfect $V(\lambda)$ matching can be corrected by knowing the instrument's relative spectral responsivity of its filter(s). The spectral power distribution of the calibration source (2856 Kelvin) and the spectral power distribution of the source being measured. With the proper calculations the f1(Z) error can be derived.

If the spectral power distribution of the source being measured is not known, the CIE has recommended five standard sources for determining the f1(Z) errors. These sources are a fluorescent, high pressure mercury, high-pressure sodium, metal halide and rare earth metal halide. CIE recommends that the manufacturer report the worst error of the five calculated.

The **f2** error function specifies the directional response of a luminance or illuminance meter. For an illuminance meter the CIE recommends characterizing cosine response (f_2) , spherical response $(f_{2,0})$, cylindrical response $(f_{2,z})$, and semi-cylindrical response $(f_{2,zh})$. For luminance meters they recommend directional response $(f_2(g))$ and effect from surrounding field $(f_2(u))$.

Illuminance Meters	Typical Value
Cosine Response (f ₂)	1.5%
Spherical Response (f _{2,0})	10%
Cylindrical Response (f _{2,z})	5%
Semi-Cylindrical Response (f2,zh)	5%

The typical f2 values for commercially available meters is as follows:

Luminance Meters	Typical Value
Directional Response (f ₂ (g))	2%
Effect from Surrounding field $(f_2(u))$	1%

The **f3** error function specifies the linearity error of the instrument. The detector in an instrument is usually linear only over a certain range of input levels. Outside this range, the instrument may be nonlinear which must be specified. The CIE recommends that the largest error from each range be reported. The typical linearity errors found in commercially available illuminance and luminance meters is 0.2%.

These errors can be calibrated out in the range of interest by creating a correction table as determined with a calibration source.

The **f4** error function specifies the accuracy of the instrument's display both for analog and digital displays. The CIE recommends that the display error be reported. The typical display errors found in commercially available illuminance and luminance meters is 0.2%.

The **f5** error function specifies the instrument's fatigue (primarily in PMT based instruments), which is the reversible temporal change in the responsivity, under constant operating conditions, caused by incident illumination. Fatigue is characterized by a single numerical value that is presented in percentage. The fatigue value is derived by calculating the ratio of the output signal 10 seconds after the beginning of illumination, to the output signal 30 minutes after the beginning of illumination and presented as a percentage. The test requires temporally stable illumination at a level close to that used in actual measurements. The typical fatigue errors found in commercially available illuminance and luminance meters is 0.2%.

The error due to fatigue can be reduced by exposing the instrument for a short period to the level being measured. The period can be established by conducting the test defined by the f5 error function and determining when the least change occurs due to exposure.

If the above suggested error functions are not available from the manufacturer an independent laboratory or the manufacturer themselves should be able to provide services to perform these tests.

It is of paramount importance that the user of a photometer, colorimeter or spectroradiometer understands all the possible errors that can be accumulated in light measurement. Errors during set-up, which can include the light source type, geometry and all the CIE defined errors that are inherent to the technology being used. The proper understanding and analysis of the instrument will result in high quality displays.

Types of Measurements

Upon characterizing the instrument, the user should establish the accuracy for performing the following measurements:

- ✓ Luminance
- ✓ Contrast
- ✓ Chromaticity
- ✓ Grayscale
- ✓ Response Time
- ✓ Uniformity
- ✓ Viewing Angle Performance
- &
- ✓ Reflection

Note: Refer to the VESA "Flat Panel Display Measurement Standard" as it addresses these Measurements in detail.

Agreement Between Measurements

Finding the proper light and color measuring system is a large portion of a solution to characterize a display, but measurement correlation may be the most important issue in a business dealing with multiple vendors and technologies.

There must be a clear understanding of all the measurements that need to be performed and assure that everyone involved in the process has the same understanding.

The Importance of Standards

Norms or Standards attempt to establish methodology to a process that can otherwise accumulate excessive errors that are costly if everyone uses their own criteria without agreement. For this reason is that discrete groups of experts have formed around the world to address the needs of their specific industries. Manufacturers are praising these efforts as it brings a better understanding of what their product needs for each type of application. Some of the standards have become more useful than others, but the dedication of each group is immeasurable. Their expertise has been made available to those that may otherwise would have to experience mistakes on their own at a great expense.

Some of the more noted active expert groups are;

ISO/ANSI (International Standard Organization) - The TC 159/SC4/WG2 group is an organization that is represented by countries from all over the world by ergonomic, metrology and video electronics experts. This organization's activities are managed by the ISO and they submit the work developed for review to every member country. In the US this work is managed by ANSI. They meet bi-annually and are actively developing methods that are relevant to visual perception vs. test methods. The ISO FPD standards (Ergonomic Requirements For The Use Of Flat Panel Displays, ISO 13406-1 &-2) are currently being reviewed by the ISO SC4 Secretariat and it is estimated that standards will be released for public use at the beginning of 1998.

SAE (Society of Automotive Engineers) – is a group of experts from the aerospace industry in the United States that have placed emphasis on the procurement of FPDs for aircraft applications. SAE's standards address both design criteria and measurement procedures in two separate documents. These are SAE ARP4260 (Measurement Procedures) and ARP4256 (Design Criteria), have been recently completed.

VESA – Flat Panel Display Measurements Standards Working Group has put the most comprehensive measuring standard available for FPDs. Computer manufacturers and integrators have a discrete concern and it is to develop product with the high image quality that a computer user needs for extended use of displays. Having sat in numerous standards committees it is very evident to me that the FPD Measurements Standard is the most useful tool to date.

Others - The ARMY in the US has always given priority to the studies of visual ergonomics and they have ongoing efforts with the above mentioned committees a well as doing their own research.

Conclusion

Priority must be given by manufacturers and integrators to adopt a suitable standard that meets their needs in a practical manner. Analyze your needs to find the proper instrument and clearly understand the standards that you and your vendors are trying to comply with for design and measurements.

Additionally, we must remember that without the contribution and efforts made companies and their employees we would not be able to develop standards like the VESA FPDM. The efforts being lead by the NIST FPD Laboratory. Their efforts are filling a gap that has cost industry large amounts of revenue in the past.



email: mbrill@sarnoff.com Fax. (609)734-2662

Tel. (609)734-3037

Princeton, NJ 08543-8619

PROCEDURE TO VERIFY DIGITAL

COLOR SYSTEMS

National Information Display Laboratory Michael H. Brill P. O. Box 8619

NIDL

, ,



CIE (x,y) Plot of Test Colors for Two VDUs



CIE x



.

- Specify target colors that adapt to any VDU's white point 2
- Specify digital inputs that make these colors on a standard VDU. 1
- Feed test VDU with same inputs, & measure match of actual and target colors for that VDU. t t



KEY CONCEPTS:

- 9 Full-Screen Low-Chroma Colors 1
- Target Tristimulus Values Match CRI Reflectances Under Model Light (Computed) 1
- Daylight Eigenvectors that Matches Monitor Model Light is Linear Combination of White (Either Standard or Test) I I



OFF-LINE PROCESSING

Step 0. Compute tristimulus values (tsv's) of 9 reflectances as if lit by daylighteigenvector spectra.

Inputs: -- 1931 CIE XYZ color-matching functions $x_j(\lambda_k)$

-- Daylight eigenvectors S0(λ_k), S1(λ_k), and S2(λ_k)

-- First 8 CRI reflectances $r_i(\lambda_k)$

Outputs: 81 values.

-- 3x3 matrix Amj (j'th tsv of m'th daylight):

$$\operatorname{tmj} = \sum_{k=1}^{31} \operatorname{Sm}(\lambda_k) \operatorname{xj}(\lambda_k).$$

-- 3 x 3 x 8 array Bmji (j'th tsv of i'th CRI reflectance under m'th daylight):

$$Bmji = \sum_{k=1}^{31} r_i(\lambda_k) Sm(\lambda_k) x_j(\lambda_k).$$



PREPARE TEST COLORS FOR STANDARD VDU

Step 1. Select VDU & measure its white point XnR.

Step 2. Compute target CIELUV values of CRI reflectances under model light.

-- Compute coeffs (a0, a1, a2) = a for the l.c. of daylight eigenvectors:

 $a = X_n R A^{-1}$

-- Compute 8 target CRI XYZ values:

(XiR, YiR, ZiR) = $\sum_{m=0}^{2} \operatorname{am} (Bm1i, Bm2i, Bm3i)$

-- Convert to CIELUV using white point XnR

Step 3. Select digital colors so measured values match target. Use white point **X**_nR. Criterion: $\Delta E < 3$







COMPARISON WITH PROPOSED SMPTE STANDARD 303M

- -- Both derive target tristimulus values using an illuminantreflectance model.
- SMPTE pre-computes tristimulus values only for three white points (D65, D55, and 3100K). Our method accepts any white point. 1
- -- SMPTE uses 24 reflectances (including highly chromatic ones), not tuned to testing digital protocols.



e

EXAMPLE OF USE

- -- Standard is a CRT; Test VDU is a laptop computer (LCD).
- -- 8-bit (R', G', B') drive both displays.
- -- No color-management system.
- -- For Std CRT, first digital estimate made with NTSC-based model.

CRI	CC	MPUTED		MEA	SURED	
Color	×	y	×	y	$\Delta \mathbf{E}$	Display
	0.343	0.319	0.341	0.322	2.276	
7	0.356	0.390	0.355	0.391	0.656	
c	0.348	0.465	0.348	0.464	0.145	
4	0.265	0.393	0.264	0.391	0.637	STANDARD
S	0.238	0.293	0.238	0.292	0.558	Generator
9	0.222	0.230	0.222	0.230	0.257	CRT
٢	0.258	0.226	0.259	0.227	0.628	
×	0.293	0.247	0.292	0.246	1.180	
	0.374	0.349	0.334	0.352	68.68	
7	0.382	0.413	0.367	0.335	34.42	
c	0.368	0.481	0.381	0.375	49.34	TEST
4	0.285	0.422	0.345	0.441	29.74	Laptop
S	0.259	0.329	0.268	0.423	34.02	Computer
9	0.242	0.265	0.227	0.299	25.95	LCD
7	0.286	0.261	0.208	0.231	39.01	
8	0.326	0.281	0.267	0.245	33.56	



CONCLUSIONS

- AE values are acceptably small for standard VDU, but not for test VDU. 1
- Further work will show if 10-unit criterion is realistic 1
- Method shows lots of room for improvement using colormanagement systems (CMS's) ł

--> This is a promising way to evaluate a CMS



ACKNOWLEDGEMENTS

- -- Thanks to Mike Grote at NIDL for his help in reducing this procedure to practice.
- Special thanks to Art Cobb (NIMA) for his patience in using the procedure for the first time outside NIDL. 1
- -- Sam Grant, NIMA, for support of standards efforts.
- -- NIMA for helpful discussions and encouragement

A States





.

•

- 7

4

NTA

Flat Panel Display Measurement Round Robin Results



Mike Grote

Vice Chairman, VESA Flat Panel Display Measurements WG National Information Display Laboratory

Princeton, NJ

Email: mgrote@nidl.org NIDL Home Page: http://www.nidl.org Fax: (609) 514-4059 Voice: (609) 734-2506



ATA

Outline

Needs Approach Benefits Round-Robin Results Lessons Learned Conclusions


-

- 87

NTA

Needs

- 1. Test methods that have been validated to succeed in actual working environments
- Comprehensible
- Practical
- Reproducible
- 2. User feedback to foster improvements



Approach

... obtain user feedback through round-robin experiments ...

Provide and circulate displays to measure according to the standard methods

- Sample a wide variety of laboratory conditions ł
- Test a wide variety of measurement equipment 1
- Allow individual preferences to impact the set-up I



1

NTA

Benefits

Proven standardized test methods

- Early exposure to ambiguities
- Identification of impracticalities
- Fewer revisions



Round-Robin Participants

... so far ...

Autronic-Melchers, Germany Eldim, France Microvision, CA. Microvision, CA. NIDL, NJ NIDL, NJ NIST, MD NIST, MD Photo Research, CA Photo Research, CA SUN Microsystems, CA TUV Rheinland, CA



- PR-1980 Spot Photometer
- PR-704 Spectroradiometer
- PR-880 Spectroradiometer

Princeton Instruments CCD Array TopCon BM-7 Spot Colorimeter



...a sampling of two very different LCD technologies .

Two 10.4" 640 x 480 Laptop Computers

- Active Matrix LCD
- Passive Matrix LCD













G

ND

•

NTN'



FLAT PANEL DATA RECORD -- SUITE OF BASIC MEASUREMENTS -- SAMPLE DATA DISPLAY INFO: Manufacturer: Waitwer Co

DESCR	NOLLAR	: Diagon	al Size:	375 mm		Pixels	1. 640	(hor) ;	< 480	(ver)	Technol	1064	DSTM		Wolkersoniage	-	WANTLESS BURNINGS		2	à
PITCH:	Horizon	dal: Pix	ich: 0.489.	s xa/au	Jubpikel ((Dot):	Varlas	Other:		Vic	wing Dia	cetion:	Parpas	le al sr	Walder a feely channed		N. A. TANIA MARTIN			-
	Venica	d his	cel: 0.489.	S YA/MA	ubpixel ((Dot):	Varias	Other:		1.00	ation of	Center M	1635.:	Contar		and of the second s	-	2		
COLOF	ts: Bits/	color: 68	.60,68 C	Color bils:	18 Gray	Levels	69	Total	Colors:	256	Sig	ral Source	c: fefereal	Pov	ver Sou	nce: in	i era a	2		ମ୍ବ
SIZE: A	ictive Ar	rea: 300 i	A24 (h	IOT) × 225	HIM (VCI)) LMD:	Make:	Wower	Mode	4: 123	Scrit	M No:	12395	Dis	dance:	500 MM				
OVER/	NLL: Dir	nensions	10 M 052 11	(hor) ×	275 66 19	(ver)	Depth:	27 440	Mass	(weight)): 0.621	ķģ.		N.	AF	ivo	¢			
Test Pe	rson:	Albart	STORESTAND	Date:	8/24/9:	Ware	i E dn-u	me: 22	T nim	empera	ture: 21.	S oc Ru	n: #1	Pag	ie 112		No. Alto Providence			3
Muk	Screen C	enter (30	(3-14)	Unit	ormity: N	loumifor	mity = 1(10% × 11-	(Natin/Mia	x)] (306-	14)		Power Col	Hquante	in (40)-	1)	Conve	in Kill	clency (407-1
	L cd/m2	×	2	9 point	5 point	Lye	4.4	Cu	×	*	CCT(K)	Pattern L	(sed:					White Full	Screen	ALCONTRACTOR .
White	96.2	112.0	0.285		-	109	1.02	107	0,250	0.650		Supply	Volts	2	1 0	(M)	Par	cer in, P. (- (M	10.73
Black	0.411	0.247	0.242	2								11811	5.50	0.5	33	2.88	Light	out, Ly G	Wm ³³	102
č	234	No Un	its for CR	•	~	87.6	0.91	96.5	0.235	0.690		Panel	5.00	0.5	01	2.54	aly .	IP (colimity	5	15'6
Red	28.9	0.594	0,319	\$								NOT	4.50	50	67	2.10	ALL	an and a substantian		-
Green	48.1	0.299	0.606	\$	~	115	1.05	110	0.250	0.700		light	12.5	0.6	28	7.85	-		•.	3
Blue	19.3	0.145	0.068	ę								Inverter	11.0	0.6	02	7.22	T			
Fulls	icreen Gi	ray Scale	(302-5)	2	4	151	2.15	34.9	0.262	0.765		Low	11.5	0.5		6.51				
Level	L culm?	2 Opt-16	L cd/m2	8								High				and the second se			4	
Wht-7	105	Whit-12		6	~	\$7.3	1.53	63.6	0.225	0.722		Other		Thing: Through the or woo	ALL MORESHIE	A STATE OF THE OWNER	Re	ill'osnoq	ne (305	1)
9	81.3	Ť		A	V£.	96.8	1,33	82.4	0.244	0.705		tow		-			BIK-V	(ht 1)		135
**	\$5.6	61	1.38.72	W	ín,	1.21	0.91	34.9	0.235	0.650			lligh	Construction of the		\$0.73	Wht-J	31k 23	-	13
5	33.6	12		M	аХ.	511	2.15	110	0.262	0.765			TOTA	Ľ,	No.	91.9	Tett	1 40		Sla
e.	17.4	11		Nonuni	formity	35%	5836	68%	501	ISN			Low			8.67		1 4 6 3 5 m		
3	7.14	10		Anomati	ous Low	125						Amblen	I White I	61 AW	6 Liv	SOL	15.0 6.51	1 4.7 2	2 2 6	3.21
- epinetranyer	168	6		Anomali	dill suc	\$5.3						Contras	t Black J	Se 9.	t Law	180	ah 61.5	1.atd 63.	15 Para	0.98
Bick-0	0.084	2		Anom. 1	Vonunif.	\$695						(308-2)	C.	\$.6	19 R (b	0	207	EL	501	
Gentra	2.17			Viewing.	Angle	(307-1 of	2) W	hite			Black	-		Ked		G	1630		Blue	
Shad.~	100Mtpa	rlesslib.	(8-COC) 24)	Direct'n	Angle	Life	X _I W	. YW	CCT(K)	44	42	76 CR	Lred	Yred)	Vred L	grif Xg	Ta Par	1 Lolu	Xblar	76/4
Box at (A-E) ¢	Lum	(cd/m ²)	Up ØU	15°	85.6	.298	.322	,	1.59	0.271 6	292 52.	9 25.9	0.521 6	350 5	0.2 0.2	96 0.53	1 16.1	0.157	0.140
Box	0 ((1-0)	Lbox	0.59	Go um.Q	10°	11	.322	.348.	Contract &	3.79	0.269 0	285 29.	2 35.4	0.520 0	.349 6	3.5 0.3	05 0.51	8 20.3	0.166	0.165
Bkgnd	2 (1-0)	Lbkg	103	Right Og	30°	39.4	£22°	.346.		0.553	0.268 0	.290 71.5	1 12.1	0.550 0	2 \$56.0	2.5 0.3	01 0.54	1 6.23	0.158	0.150
Shador	ving %	7.	3%	Len M.	30°	39.9	.328	.345		0.609	0.270 6	1.297 65.	1 12.3	0.543 6	1.353 2	2.7 0.3	06 0.54	0 6.34	0.158	051'0











ACTUON	ences between displays	PMLCD	103 (8%)	5.96 (11%)	17.6 (11%)		61°x 34°(10%) 40°x 30° (8%)	ntage of average value.
Summary	in quantifying differ	<u>AMLCD</u> inance, cd/m ²	104 (12%)	0.54(18%)	(%22) 861	les, H x V 63°x 22° (7%)	 70°x 25° (8%)	heses (), expressed as perce
Results	FPDM measurements succeed i	Full Screen Center Lum	• Lwhite	• Lblack	• Contrast Katio	Threshold Viewing Ang • CR • 50	 CR • 10 2u'v'Š 0.010 	Standard deviations shown in parent

8

.

ACCENT ON A CENTRAL ON A CENTRA	nean																
sults	percentage of n	of variability	PMLCD	8%	18%	11%		10%	13%	10%		39%	20%	10% *	y units)	(.002, .003)	(.005, .008)
ty of Re	s expressed as	educes impact o	AMLCD	12%	18%	25%		9%6	4%	6%		13%	14%	7%	tions in CIE x,	(.005, .002)	(.006, .003)
Variabili	Standard deviations of result.	* Use of total angle re	Full screen luminance	White	Black	Contrast ratio	Horizontal viewing angle	Right	Left	Right + Left	Vertical viewing angle	Up	Down	Up + Down	Chromaticity (standard devia	Horizontal	Vertical

L



Conclusions asons why first round-robin results may be ov • Display set-up guided by NIDL coach • Narrow breadth of measurements • Narrow breadth of measurements asons why first round-robin results may be pes asons why first round-robin results may be pes • Performed under extreme time constraints • Instances of less-than-perfect darkroom environment • Instances of makeshift mechanical positioning device fination is now underway • More thorough than first round-robin • Displays are accompanied only by VESA FPDM dra • New participants are welcome • To sign up contact Mike Grote, (609)734-2506, mgr	
N N N N	



... THANK YOU to the Participants ...

Ed Kelley, Paul Boynton, George Jones, NIST Hector Lara, Manjit Daniel, Photo Research Jean-Noël Curt, Thierry Leroux, Eldim Michael Becker, autronic-Melchers Joe Miseli, SUN Microsystems Bruce Denning, Microvision Sal Ghalya, TUV Rheinland



Acknowledgements (cont'd)

ATTN

Sam Grant, NIMA, for support of standards efforts

Art Cobb, Jim Watson, Jon Leachtenauer

NIMA, for helpful discussions and encouragement









Message: Today

NTA

- All users need standards to select their displays.
- The NIDL works with industry and government to develop display standards.
- NIDL has a CRT Display Measurement Standard.
- shortly have a Flat Panel standard that supports VESA's FPDM Group led by NIST and NIDL will Government needs!



- A level playing field needs to be set for FPDs, **CRTs, Plasma Displays and Projectors.**
- driver boards and image processing software. Performance standards need to be set for
- Methods and Standards are needed to better specify display system performance.
- Connection needs to be established between display metrics and task requirements.







NIDL Display Work

NTA

- Measurement Techniques
- Display Evaluations
- Display Quality Control
 - Display Development
- User Support







UATION of the UHRAS20 MONITOR

Turne 28, 1901

U

urrent NDL Standards Work	FPDM Working Group, Vice-Chair Mike Grote	IT7 Committee, Chair, Leon Shapiro	C100 SC100C Project Teams, Leon Shapiro, Brill	U.S. Technical Advisory Group to ISO TC159, reviewer, Dennis Bechis	A Photographic and Imaging Manufacturers Association, Inc. International Electrotechnical Committee International Standards Organization
C	VESA	PIMA	IEC TC Mike B	ANSI U SC 4, r	PIM/ IEC ISO
- Common and the common a	۲	۲	۲	۲	

ч<u>т</u>

~

4

-

~

. 20

-

Tr.







Desk Display Systems

NTA

- Technologies
- CRT, LCD, FED
- Projection, Modular
- Large dynamic range ≥ 30 dB
- 2 to 10 Million Pixels
- Usable in office lighting
- Mono and color
- Stereo, video for some applications
- Controllable, specifiable grayscale and color
- minimal loss of info due to display, driver or software
 - Calibrated, stable, long-lived







Collaborative Display Systems

Technologies

- Modular, Projection
- CRT, FED, LCD, Plasma
- 1 to Tens of meters
- $\geq 10^6$ to $\geq 10^8$ Pixels
- Seamless
- Viewable at different distances and angles
 - Visible in ambient office lighting
- Calibrated, stable grayscale and color






NTA

More System Issues

Drivers

- Linearity
- Dynamic Range
- Bandwidth
- Stability
- H H H
- Image Processing Software
- Seamless Format Translation







ľ

NTA

Human Task Needs

- A method to select display systems based on
- how efficiently and reliably users accomplish their tasks
- the viewing conditions
- the type of data or images
- the display system capabilities



What I.Q. Supports the Task?

NTA







Next Steps

technology-independent, task-dependent specification and measurement ...

- Lead the development of standards that put FPDs, CRTs, Plasma Displays, and Projectors on a level playing field.
- Develop and standardize evaluation methods for driver cards and image processing tools.
- Develop methods for connecting task requirements to display performance.





AIN

Acknowledgements

- Sam Grant, NIMA, for support of standards efforts.
- Art Cobb, Jim Watson, Jon Leachtenauer, NIMA, for helpful discussions and encouragement.





P. A. BOYNTON 301-975-3014 boynton@eeel.nist.gov FLAT PANEL DISPLAY LABORATORY



ĺ



MISALIGNMENT

Ì

$\lambda_{\theta} = \lambda_{0} \left[1 - (n_{1}/n_{2})^{2} \sin^{2}\theta \right]^{1/2}$





- FLAT PANEL DISPLAY LABORATORY P. A. BOYNTON 301-975-3014 boynton@eeel.nist.gov

SZ

EFFECTS OF ALIGNMENT AND REFLECTION







CHECKING LINEARITY







P. A. BOYNTON 301-975-3014 boynton@eeel.nist.gov

DISPLAY LABORATORY

AT PANEL

L

Chromaticity Measurements with Colorimeter A

BACKGROUND NOISE AND SCATTERING



Raw Data of a Spectroradiometer Measuring a 700 nm Interference Filter

INWARD CURVING AT THE EXTREME VALUES

Effect of Noise on Tristimulus Response Contribution





SOURCES OF ERROR



DISPLAY REFLECTION CHARACTERIZATION

George R. Jones NIST Gaithersburg, MD 20899

jones@eeel.nist.gov



ELAT PANEL DISPLAY LABORATORY G. R. JONES 301-975-4225

REFLECTION

REFLECTIONS FROM DISPLAY SURFACE

REFLECTED LUMINANCE FROM A DISPLAY SURFACE IS (LAMBERTIAN) AND SPECULAR. IS THIS ACCURATE? USUALLY CHARACTERIZED AS BEING DIFFUSE

LENS FOCUS AND APERTURE PROBLEMS

MEASURING LENS HAVE AN EFFECT ON THE MEASURED DOES THE FOCUS LENGTH AND APERTURE OF THE **REFLECTED LUMINANCE?**





$B(\theta_i, \phi_i, \theta_r, \theta_r, 0_r, \phi_r) dE_i(\theta_i, \phi_i)$ ЧЦ $dL_r(\Theta_r, \phi_r) =$ $\theta_r \wedge^{z} \theta_i$ $L_{r}(\Theta_{r}, \phi_{r}) = \int_{0}^{2\pi} \int_{0}^{\pi/2} B(\Theta_{i}, \phi_{i}, \Theta_{r}, \phi_{r}) dE_{i}(\Theta_{i}, \phi_{i})$ TOTAL REFLECTED LUMINANCE **ELEMENT OF SOLID ANGLE** $dE_i = L_i(\Theta_i, \phi_i) \cos \Theta_i d\Omega$ $d\Omega = \sin \theta_i d\theta_i d\phi_i$ **INCIDENT LUMINANCE**

DISPLAY LABORATORY 301-975-4225 FLAT PANEL OL N. CONTRO

PONENT MODEL OF REFLECTANCE	B = D + S + H	$= q = \rho_d / \pi$	$= 2\rho_s \delta(\sin^2 \theta_r - \sin^2 \theta_i) \delta(\phi_r - \phi_i \pm \pi)$	$= H(\Theta_i, \phi_i, \Theta_r, \phi_r)$	$: qE + \rho_s L_s(\theta_r, \phi_r \pm \pi)$	$\int_{\Gamma}^{\pi/2} H(\Theta_i, \phi_i, \Theta_r, \phi_r) L_i(\Theta_i, \phi_i) \cos(\Theta_i) d\Omega$	FLAT PANEL DISPLAY LABORATORY G. R. JONES 301-975-4225
COMPONEN	B = I	D = q = q	$S = 2\rho_s \delta$	$H = H(\theta)$	$\phi_r) = qE + \rho$	$+\int^{2\pi \pi/2} H(\theta)$	
THREE-0		LAMBERTIAN (DIFFUSE)	SPECULAR	HAZE	$L_r(\Theta_r,$		2

J

J

J

1

j

Í

Í

Ì



POPULAR LAPTOP COMPUTER AMLCD FPD

IJ

Ĵ

]

ĺ

-

-



BRDF for 3° Configuration (1/sr)

FLAT PANEL DISPLAY LABORATORY G. R. JONES 301-975-4225







Luminance Comparison (cd/m ²)	Error		-6.3%			0.2.2	-3.2%			-3.3%	-1.4%
	Calculated		46.6			1.1.1	0.148			0.0861	0.0527
	Measured		49.8			C.C/	0.153			0.0890	0.0535
BRDF	Case	Case 1	Int. Sph. +	Hole	Case 2	Int. Sph.	Case 3	Lamps	$\theta = \pm 25^{\circ}$	$\theta = \pm 30^{\circ}$	$\theta = \pm 35^{\circ}$



G. R. JONES 301-975-4225 5







SPECIALLY PREPARED SAMPLE (D + S + H)


EXTENDED LIGHT SOURCE — HAZE SAMPLE

FOCUS ON SOURCE

FOCUS ON SCREEN





POINT LIGHT SOURCE — HAZE SAMPLE

FOCUS ON SOURCE

FOCUS ON SCREEN





Test	Light			Luminance (CCD	Reducti
Sample	Source	Aperture	Focus	Counts)	(%)
Haze	Extended	f32	2.3 m	5.42E+07	
	Extended	f32	1.3 m	4.34E+07	
					-2
Haze	Extended	f2.8	2.3 m	5.16E+07	
	Extended	f2.9	1.3 m	4.34E+07	
					-
A	Extended	f32	2.3 m	5.75E+07	
	Extended	f32	1.3 m	4.77E+07	
					t -
A	Extended	f2.8	2.3 m	5.32E+07	
	Extended	f2.9	1.3 m	4.05E+07	
					-2
Haze	Point	f32	2.3 m	6.78E+06	
	Point	f32	1.3 m	6.19E+06	
					•
Haze	Point	f2.8	2.3 m	1.52E+07	
	Point	f2.9	1.3 m	5.53E+06	
					9-
A	Point	f32	2.3 m	2.50E+06	
	Point	f32	1.3 m	2.39E+06	
A	Point	f2.8	2.3 m	2.07E+07	
	Point	f2.9	1.3 m	5.35E+06	

All measurements were made using a 31 x 31 pixel square center on the peak CCD reading (961 pixels)

n

The 2.3 m focus corresponds to focussing on the source.

The 1.3 m focus corresponds to focusing on the screen

G. R. JONES 301-975-4225

-74.2

4

0

D

.

ADVANTAGES OF USING A GLOSS- BLACK CONE MASK FOR CONTRAS BLACK CONE MASK FOR CONTRAS AND BLACK MEASUREMENTS AND BLACK MEASUREMENTS For Mask For Contrast AND BLACK MEASUREMENTS For Mask For Mask For Contrast AND BLACK MEASUREMENTS For Mask For Morkshop (Track II) For Mask For Mask For Morkshop (Track II) For Mask For Mask F	Flat Panel Display Laboratory National Institute of Standards and Technology Technology Building (Bldg. 225), Rm. B119 Office, Rm. B123 Phone: (301) 975-3842 Fax: (301) 926-3534	A HEAT PANEL DISPLAY LABORATORY
--	---	---------------------------------



FLAT PANEL DISPLAY LABORATORY Edward F. Kelley 301-975-3342 kelley@eeel.nist.gov

SIDE VIEW





minimizes light reflecting back onto screen also minimizes Gloss black plastic cone light from rest of screen

reaching lens.

FLAT PANEL DISPLAY LABORATORY Edward F. Kalloy 301-975-3842 kelley@eeel.nist.gov





REPLICA MASKS FOR SINGLE PIXELS

Dumb Contrast = 8.6

Corrected Contrast = 30.8

Filter Transmission = 0.222T = 0.173 room temp, if no temp. coef. 28% error, if temp. shift to 0.200 (anticipated) then have 11% error.



PLAT PAUEL DISPLAYI

VIII. Afternoon Session - Conclusions

-



Alternative Display Technologies and LCDs Shooting at a Moving Target:



Subsidiary of SRI International

Mitchell Halpern PhD

NIST/VESA Display Forum

October 20, 1997

Accurate	on
Hindered	ercializati
ena Have	gy Comm
Phenome	Technolo
damental	s of New
Two Fun	Forecast

- Selective Stoppage of Time
- The assumption that new technology progresses while "old" technology remains moribund
- Of course, the "multifaceted, dynamic status quo" much more often than not remains lively
- Hype
- Looking at the world through rose-colored glasses: Peer review and the New York Times
- Relying on the forecasts of scientists/engineers: "The fox watching the hen house" syndrome
- Forgetting the end-user



(In)Famous Quotes Abound in the History of Technology Commercialization

- "The CRT will disappear by 1997..." (Uttered by more than one LCD analyst)
- 2 multi-billion dollar per annum business by 1995..." "High-temperature superconductors will be a
- "GaAs will dominate silicon in the marketplace..."
- "Conductive polymers will substitute for copper wiring..."





The Multifaceted Dynamic LCD Marches On....

]

- Increased viewing angles
- Increased brightness
- Increased efficiency
- Improved performance of passive devices
- Increased size via tiling
- Improved performance of portable, reflective color displays
- Dramatic cost reductions (more reflective of competition for market share than lower manufacturing costs)



Alternati Rapidly (ve Display T Closing Wind	echnologies dow of Oppo	Face a ortunity
Display Technology	Major Application/ (Size Range in Inches Diagonal)	Window of Opportunity	Comments
Gas-plasma displays	Consumer wid e s creen TV (40 to 60)	Now through 2000	Other big-screen technologies such as projection, tiled liquid crystal displays (LCDs) will compete.
Field-emission cathode displays	Military systems, personal digital assistants, automotive displays (6 or less) workstation monitors (17 to 20)	Now through 1999 for smaller sizes; now through 2002 for larger sizes	Improvements In LCDs result in narrow opportunity windows. The 17- to 20-inch size range is still a weak spot for LCDs, but this situation won't last forever.
Solid-state electroluminescent displavs	Military, transportation, and medical systems and equipment (6 to 12)	Now through 2005	Existing small niches in ruggedized markets will be difficult to displace.
Organic electroluminescent displays	Automotive systems, personal computer devices (including games), medical equipment, and transportation systems (3 to 12)	Now through 2005 and beyond	Many technical question marks preclude an accurate analysis.
LCD projection	Home theater (40 to 60); business presentations (larger than 60)	Now through 2001	The technology is extremely promising, but market size will depend strongly on cost.
Digital micromirror projection	Home theater (40 to 60); digital cinema and business Presentations (iarger than 60)	Now through 2000 for home theater; now through 2005 for digital cinema and business presentations	Price and market size will depend on improvements in the production yields of micromirror devices.
Source: SRI Consultin	ß		Subudary of SU International



Where We Want to Go Today

- Digital TV and the Battle of the Boxes
- Every Box Needs to Display
- Content Drives Display Requirements
- ◆ PC Markets





ē.

Two Keys to Digital TV

- Digital Transmission System
- FCC Broadcast Standards
- DSS/Digital DBS
- Digital Cable
- (DVD)
- Multiscan Display Screen
- Resolution Changes
- Interlaced vs Non-Interlaced
- Scan Rate





	ox Cost Content Cost	Advertising Subsidy	nt Subsidy Advertising Subsidy	nt Subsidy Advertising Subsidy	www.instat.com
ay's Markets	Rich Interactivity Bo Content		Conter	Conte	
Pod	Consumer Device	 Broadcast TV 	 Analog Cable TV 	•DBS (Direct Broadcast Satellite)	Stàt

No. No.

•

.

I



	ost Content Cost			idy Advertising Subsidy	Advertising Subsidy
kets	ity Box C			Content Subs	
Marl	Interactivi	$\overline{\Box}$			
ging	Rich Content	$\langle -$			
Bae	Consumer Device	-DVD	•Entertainment PC	•Digital Cable TV	Digital Broadcast TV

More Digital Channels Gives Fewer eyes per Show Need Big \$ - build out infrastructure & content Existing 16mm Film and TV Library Captured at What about Digital Broadcast? Lower Resolutions, don't look good on DTV 80% of North American Consumers get 'Broadcast' TV via Cable! Advertisers Pay for Eyes Little HDTV Content











The Entertainment PC

- Open Architecture: A Blessing and a Curse No Subsidies
- What is a PC?
- When Intelligent Digital Appliances Compute
- Java Brings General Purpose Apps to 'Single Function' Devices
 - PC is Ease-of-Use Challenged
 - No Rebooting the TV!







The Big Winner



- All the Digital 'Boxes' Need a High-Resolution Display
- Multiscan 'TV' Monitors with RGB and IEEE 1394 Inputs
- Monitor Matches Scan Rate, Resolution, Non-Interlaced/Interlaced Characteristics of the Content
- DVD & Movies
- Internet Appliances & Static Data
- Old TV Programs
- New TV Content



Talking the Same Language

The Computer World

- Non-Interlaced vs Interlaced
- Pixels per line First: 640x480
- Square Pixels
- Scan Rate: 50-100Hz
- 4:3 Aspect Ratio

The TV World

- Progressive vs Non-Progressive
- Horizontal Lines First: 720x1080
- Rectangular Pixels
- Frames Second: 30 NTSC /25 PAL Fields Per Second: 60 NTSC / 50 PAL
- 4:3 Aspect Ratio

The Film World

- Inherently Non-Interlaced or is it...Progressive
- 24 Frames per Second
- 16: 9 Aspect Ratio





aduirements	lodes => 4 are Key	SDTV (Standard Definition TV)WideWarrow16:94:316:94:3480x704480x64024, 30 or 60 Frames per second	for Rectangular vs Square Pixels
Digital TV Re	 Per FCC: 18 Different M 	HDTV (High Definition TV)WideWarrow16:94:316:9720x12801080x1920720x128024, 30 or 60 Frames per second	SDTV Essentially SVGA except

Tm Staft.

Desktop PC Trends

- Growth in Sub-\$1K PC May Slow Screen Size Growth
- Focus on Cost Drives to Smaller Monitor or no Monitor
- TV-Out Enables TV as a Monitor
- Will OEMs Bundle Non-Progressive Monitor for Lower Cost?
- PC Workstation Segment Expands Size of WW Workstation Market
 - 50+% Unit Growth vs. 1-2% Unix







- Growth Much Faster than Desktops :22% vs 15% in 1997
- Screen Sizes Getting Bigger
- Expanding into Lower Prices and Consumer Segments






Thank You!

Mark Kirstein Director of Research (602) 483-4468 markk@instat.com www.instat.com



Panel Discussions

Bob Myers of Hewlett-Packard served as the moderator. Panel members: Mitch Halpern, SRI Consulting Mark Kirstein, In-Stat John Frederick, Compaq Hans van der Ven, Panasonic Ian Miller, IBM

Bob Myers opened the discussion by stating that the objective was to find out where the group thinks things should be headed, particularly with respect to what VESA should do in the future, and what NIST can do in the future.

Q: How much longer will the CRT be with us, and will it go to a digital interface?

A: The CRT has always been good for "another 5-10 years". It's hard to get other displays within 1.5 times the cost. Plasma panels for TV in the home will come, but the CRT has a terrific cost advantage. The CRT needs the digital interface. A coming issue is DTV type, or 1394 type transmission throughout the house.

A: Agree - don't expect CRTs to go away any time soon.

Q: Which digital interface to run through the home?

A: 1394 is starting to show up in boxes in the home.

Q: Is there a "window of opportunity" for competitors to the LCD? A: LCDs aren't going to be eliminated, but some applications are better served by alternative architectures, which may succeed if they hit the window of opportunity before LCDs become entrenched in those applications.

Q: What role can the government play in standards and technical development?

A: The government has played a major role in HDTV, DTV. There needs to be a balance between dictating and complete freedom. One issue is whether real HDTV will be broadcast, or whether the channels will be used for a lot of low-resolution signals. NIST has done a good job of bringing together interface, and measurements on flat panels. A: Interoperability is a big issue. The government can focus on alternative technologies with reasonable market niches, possibly projection, FED, plasma, organic EL.

A: We are approaching having three incompatible HDTV standards in the world - it would provide a most useful benefit for the governments to get together, and agree on some level of commonality.

A: Agree - closer government involvement in HDTV standards would be much appreciated.

Q: What about 3D goggles?

A: They are expensive at the moment, people are looking at them for arcade games. The possible risk of visual problems due to discrepancies between accommodation and vergence needs to be addressed.

Q: Will CRT manufacturers go to the VESA P&D interface, or will they fall back to the VESA EVC interface?

A: Support of the digital video interface will be a key selling factor. A: Agree - the fact that there will be a mix of displays is a very good argument for P&D. Within three years, as many as 15% of PC monitors will be LCDs.

A: Small screen CRTs with traditional VGA interface will last for a while, but as the market standardizes there will be an increasing switch over to EVC and P&D - they will tolerate a much higher bandwidth before EMI problems appear.

A: An advantage of P&D for an LCD monitor is that it makes it very easy to attach the LCD to the computer.

Q: Current LCD panels have a limited color capability. When will we see good LCD colors?

A: The tradeoff for color is power for the backlight - more saturated colors need more power for the backlight to produce a given level of luminance. Most LCDs have been optimized for portable applications, where power is at a premium. Within the last eight months there has been recognition that monitor LCDs with better color can represent a significant market. Within the next eight or nine months, expect flat panel displays that seriously rival the color of CRTs.

Q: It has been suggested that the government should be more aggressive in setting standards - the issue is <u>when</u> should a standard be set? You don't want to set it too early.

A: The government should be buying more market research. A: In Europe, the government went along the analog HDTV path for a long time before abandoning it.

A: Setting a standard before the technology is practical is a mistake - it should be sometime nearer when the technology is ready for commercialization.

Q: What will be the dominant display technology for the automotive market? A: It's a matter of timing. FED and organic EL have potential, but LCD may adapt itself to this market.

A: See a paper by Ford from the SID conference last year - it projects the roles of TFT LCD and FED.

Q: Are there any other niche markets not well served by current technologies?

A: Gas plasma, small LCD, micromirror, micromachined diffraction gratings. Micro- or mini-displays may be a market for other technologies.



Proposals for Future Development

[In this section, attendees voiced their comments, which were discussed and recorded.]

- Don't assume you know what the user is going to buy.

- There is a need for standards on security issues.

- There is a role for VESA and other standards bodies as an enabler.

- Is the rate of VESA standardization too slow, too fast, or just right? Are standards getting out in a timely manner?

- The lunchtime tour of NIST included speculation on different partitioning between the host and the display - what will the software issues be, and are standards needed for a smart display?

- In addition to new technology, VESA can document things that have already been done - specification of VGA was a good example.

- Perhaps there could be standards for embedded systems and niche applications.

- PICMG (PCI Industrial Computer Manufacturers Group) is working on embedded computing in general (PCI bus), not specifically directed toward displays.

- Perhaps could work with PICMG on embedded display standards.

- Standards on color definition?

- Standards on "goodness"? (Should there be a standard, or is that what differentiates products?)

- More mechanical standards? (Needed for true interoperability.) (Example: mounting standards.)

- Measurement standards for projection, head mounted, head up, stereoscopic, possibly CRT displays.

- Fast track standards, submitted through ISO.

- Need improved marketing of standards.

- Method for certifying compliance to VESA standards?

- Put tolerances in specifications.
- Request NIST involvement in compliance certification?
- Look into VESA stamp of approval.

Closing Remarks

Bob Myers of Hewlett-Packard gave the closing remarks, including the following:

- One thing about predicting the future of technology is that you can be sure you're wrong.

- Ideally, a standard should be completely transparent to the user - no wading through the user's manual. We're not there yet.

- The PC has become ubiquitous, but it is not yet an appliance. The difference: you don't teach classes in how to run a washing machine.

- The CRT is not the only game in town. LCDs and other technologies are coming - we have to make sure they are convenient to use as CRTs, by creating standards that makes this possible. The P&D standard is a good example - the PC Theatre Committee is going to try to meet this need as well.

- The display isn't just a box any more - what if it's a projector, or glasses, or something that acts a lot more like a newspaper or a book than a television set?

- We do need standards - they make flexibility of use possible.

- VESA will continue to have a very vital role in the industry. We invite you all to participate.



