Metrology and Data for Microelectronic Packaging and Interconnection

Results of a joint workshop on Materials Metrology and Data for Commercial Electrical and Optical Packaging and Interconnection Technologies

May 5-6, 1994, Gaithersburg, MD.

Edited by Michael A. Schen
National Institute of Standards and Technology

Sponsored by:

U.S. DEPARTMENT OF COMMERCE
Technology Administration
National Institute of Standards and Technology

Institute for Interconnecting and Packaging Electronic Circuits

Optoelectronics Industry Development Association

Semiconductor Research Corporation
Metrology and Data for Microelectronic Packaging and Interconnection

Results of a joint workshop on Materials Metrology and Data for Commercial Electrical and Optical Packaging and Interconnection Technologies

Edited by Michael A. Schen
National Institute of Standards and Technology

Cosponsored by NIST, the Institute for Interconnecting and Packaging Electronic Circuits, the Optoelectronics Industry Development Association, and the Semiconductor Research Corporation.

November 1994
COVER ILLUSTRATION

Schematic illustration of contemporary single-chip electronic packaging and interconnection technology consisting of surface mounted components, quad flat-pack semiconductor package, plated through holes and fine-pitch interconnection.

DISCLAIMER

Commercial equipment, instruments, software, materials or services are identified to adequately report the discussions that took place. Such identification does not constitute nor imply recommendation, endorsement, or criticism by the National Institute of Standards and Technology, the Institute for Interconnecting and Packaging Electronic Circuits, the Optoelectronics Industry Development Association, or the Semiconductor Research Corporation.
### TABLE OF CONTENTS

**APPENDIX C: PRESENTATION MATERIAL**

<table>
<thead>
<tr>
<th>Author</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Barry Johnson, Motorola</td>
<td>1</td>
</tr>
<tr>
<td>Paul Haugsjaa, GTE Laboratories</td>
<td>13</td>
</tr>
<tr>
<td>Che-Yu Li, Cornell University</td>
<td>27</td>
</tr>
<tr>
<td>John Kelly, SRC</td>
<td>51</td>
</tr>
<tr>
<td>David Bergman, IPC</td>
<td>57</td>
</tr>
<tr>
<td>Davis Hartman, Motorola, OIDA</td>
<td>73</td>
</tr>
<tr>
<td>Lance Glasser, ARPA</td>
<td>83</td>
</tr>
<tr>
<td>Marshall Andrews, ITRI</td>
<td>99</td>
</tr>
<tr>
<td>Michael Schen, NIST</td>
<td>119</td>
</tr>
<tr>
<td>John Gudas, NIST</td>
<td>123</td>
</tr>
<tr>
<td>Nicholas Naclerio, ARPA</td>
<td>137</td>
</tr>
</tbody>
</table>

*NOTE:* Metrology and Data for Microelectronic Packaging and Interconnection
APPENDIX C: PRESENTATION MATERIAL

BARRY JOHNSON, MOTOROLA
MATERIALS CHALLENGES IN MICROELECTRONIC PACKAGING AND INTERCONNECTION

Barry Johnson
Motorola
Tempe, Arizona

May 5, 1994

OUTLINE

1. MARKET TRENDS
   • SEGMENTS / DRIVING FORCES
   • MPU EVOLUTION

2. IMPACT ON PACKAGING
   • PERFORMANCE ISSUES
   • DESIGN / SIMULATION

3. MULTI-CHIP MODULES
   • SYSTEM'S APPROACH
   • DESIGN GUIDELINES

4. PACKAGING TRENDS
## MARKET SEGMENTS / DRIVING FORCES

<table>
<thead>
<tr>
<th>SEGMENT</th>
<th>DRIVING FORCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Computer</td>
<td>Performance, Performance/Cost</td>
</tr>
<tr>
<td>Mainframe/Supercomputer</td>
<td></td>
</tr>
<tr>
<td>Workstation/PC</td>
<td></td>
</tr>
<tr>
<td>Communications</td>
<td>Cost, Size, Cost</td>
</tr>
<tr>
<td>Fixed</td>
<td></td>
</tr>
<tr>
<td>Mobile</td>
<td></td>
</tr>
<tr>
<td>Space</td>
<td></td>
</tr>
<tr>
<td>Automotive</td>
<td>Cost, Size, Weight</td>
</tr>
<tr>
<td>Body</td>
<td>Performance, Cost, Size, Weight</td>
</tr>
<tr>
<td>Powertrain</td>
<td>Performance, Cost, Size, Weight</td>
</tr>
<tr>
<td>Electric Vehicle</td>
<td></td>
</tr>
<tr>
<td>Industrial</td>
<td>Performance, Cost</td>
</tr>
<tr>
<td>Instrumentation</td>
<td></td>
</tr>
<tr>
<td>Power Control</td>
<td></td>
</tr>
<tr>
<td>Consumer</td>
<td>Cost, Size, Weight</td>
</tr>
<tr>
<td>Fixed</td>
<td></td>
</tr>
<tr>
<td>Portable/Hand-Held</td>
<td></td>
</tr>
</tbody>
</table>

## MICROPROCESSOR CIRCUIT TRENDS

### IMPACT ON PACKAGING

<table>
<thead>
<tr>
<th>LEGEND</th>
<th>1980</th>
<th>1990</th>
<th>2000</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLOCK</td>
<td>100</td>
<td>150</td>
<td>200</td>
</tr>
<tr>
<td>POWER</td>
<td>50</td>
<td>100</td>
<td>200</td>
</tr>
<tr>
<td>SPEED</td>
<td>100</td>
<td>150</td>
<td>200</td>
</tr>
</tbody>
</table>
IMPACT ON PACKAGING

- DOWNSCALING
  - HIGHER PINCOUNT / INTERCONNECT DENSITY
  - PACKAGING TO MIMIC CHIP TECHNOLOGY
- IMPROVED MATERIALS
  - GREATER HEAT DISSIPATION
  - BETTER MECHANICAL CHARACTERISTICS
  - HIGHER POWER DISTRIBUTION
  - TRANSMISSION LINE BEHAVIOR
  - INTERFACIAL INTEGRITY
- COST / PERFORMANCE TRADE-OFFS
- ELECTRONIC DESIGN AUTOMATION
- SYSTEM'S APPROACH
- HIGHER RELIABILITY

REF: MAHALINGAM (MOD.)
### COEFFICIENT OF LINEAR THERMAL EXPANSION OF PACKAGING MATERIALS

<table>
<thead>
<tr>
<th>Material</th>
<th>CTE (10^-6/°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEAD</td>
<td>30</td>
</tr>
<tr>
<td>ALUMINUM</td>
<td>25</td>
</tr>
<tr>
<td>TIN</td>
<td>20</td>
</tr>
<tr>
<td>BRASS</td>
<td>15</td>
</tr>
<tr>
<td>SILVER</td>
<td>10</td>
</tr>
<tr>
<td>POLYMER/MAGNESIUM GLASS</td>
<td>0</td>
</tr>
<tr>
<td>GOLD</td>
<td>5</td>
</tr>
<tr>
<td>PORCELANIZED STEEL</td>
<td>0</td>
</tr>
<tr>
<td>ALUMINUM BERYLLIA</td>
<td>0</td>
</tr>
<tr>
<td>SILICON CARBIDE</td>
<td>0</td>
</tr>
<tr>
<td>ALUMINUM NITRIDE</td>
<td>0</td>
</tr>
<tr>
<td>NIOBICERAMIC</td>
<td>0</td>
</tr>
<tr>
<td>QUARTZ FIBER</td>
<td>0</td>
</tr>
<tr>
<td>NOVALAC MELINEPNI EPOXIES</td>
<td>0</td>
</tr>
<tr>
<td>POLYIMIDE</td>
<td>0</td>
</tr>
<tr>
<td>COPPER COPPER ALLOYS</td>
<td>0</td>
</tr>
<tr>
<td>INOX STEEL</td>
<td>0</td>
</tr>
<tr>
<td>STAINLESS STEEL</td>
<td>0</td>
</tr>
<tr>
<td>GLASSES</td>
<td>0</td>
</tr>
<tr>
<td>POLYMER/KEVLAR ALLOY 42 KOVAR</td>
<td>0</td>
</tr>
<tr>
<td>GLASS/CERAMIC FIBERS</td>
<td>0</td>
</tr>
<tr>
<td>MULLITE</td>
<td>0</td>
</tr>
</tbody>
</table>

\[
\sigma = ||(\Delta a, \Delta T)\|
\]

\[
N_f = ||(\Delta a, \Delta T)\|^m
\]
Interactive Design / Simulation

Layout
- Drawing
- Placement / Routing

Output
- GDS
- Gerber

SCP/MCM Specs. → Design Manager

Electrical
- Digital
- Analog

Thermal
- Steady State
- Transient

Mechanical & Thermomechanical
- Elastic
- Plastic
- Creep
- Fatigue

Signal → Pwr & Gnd
- Delay
- Noise
- S Parameters

Interfaces In Conventional Packages

Mold Compound
- Au - Mold Compound

Leadframe
- Die Bond (Epoxy)
- Die Attach - Silicon
- Die Attach - Leadframe

Chip - Mold Compound
PERFORMANCE CHARACTERISTICS

ELECTRICAL
- DC VOLTAGE DROP
- ΔI SWITCHING NOISE
- PROPAGATION DELAY
- REFLECTION NOISE
- CROSSTALK
- ATTENUATION
- DISPERSION

THERMAL
- THERMAL RESISTANCE
- THERMAL CAPACITY

MECHANICAL
- STRESS
- STRAIN
- CREEP
- FATIGUE

MOLDED PLASTIC PACKAGE

ENCAPSULATION
PASSIVATION
METALLIZATION
LEADFRAME
INTERCONNECT
DIE ATTACH
MOIST COMPOUND
REACTIVE INTERMEDIATE
CTE MICROSTRUCTURE
U.T.S.
K P

MOTOROLA

MOTOROLA TECHNOLOGIES
MOTOROLA

SYSTEM PERFORMANCE MODEL

- SYSTEM
  - GATES/SYSTEM GATES IN CRITICAL PATH CLOCK SKEW
- IC TECHNOLOGY
  - CIRCUIT TYPES
  - GATES/CHIP LOADINGS, DELAYS POWER
- PACKAGING TECHNOLOGY
  - SCP, MCM PCB, BPNL
  - LEAD ATTACHMENT MATERIAL PROPERTIES
- COSTS
  - IC SCP, MCM PCB, BPNL

MODEL ANALYZES:
- PACKAGE GEOMETRIES
- INTERCONNECT LENGTHS
- INTERCONNECT DENSITIES
- NUMBER OF ICs/PACKAGES
- CAPACITIVE LOADS
- NET DELAYS
- STATIC POWER
- DYNAMIC POWER
- CHARACTERISTIC IMPEDANCE
- REFLECTION NOISE
- CROSSSTALK
- δ Noise
- R, L, C ETC.

SYSTEM PERFORMANCE
- CRITICAL PATH DELAY
- NOISE POWER DENSITY

COSTS
- SYSTEM COST/MHz CLOCK

MOTOROLAr

SYSTEM PERFORMANCE ENHANCEMENTS

- ARCHITECTURE 10 - 100X
  - PARALLEL PIPELINED HARDWARE
  - SOFTWARE

- BASIC TECHNOLOGIES 2 - 10X
  - LEVEL OF INTEGRATION
  - IC GATE DELAY/DRIVE CAPABILITY
  - PACKAGING DENSITY

- IMPROVEMENTS WITHIN TECHNOLOGY 2 - 5X
  - CHIP/PACKAGE MATERIALS
  - NUMBER OF CHIPS PER PACKAGE
  - REDUCED PROPAGATION DELAY/NOISE
CIRCUIT AND PACKAGING COSTS VERSUS CLOCK RATE
**MOTOROLA**

**DESIGN GUIDELINES FOR HIGH PERFORMANCE PACKAGING**

1. **SPACE INTEGRATED CIRCUITS AS CLOSELY AS HEAT REMOVAL TECHNIQUES ALLOW.**
   - Partition heat removal and electrical interconnect paths.
   - Interconnect circuits with high aspect ratio signal lines patterned in high conductivity metal. Maximize cross-section of power lines.
2. **SEPARATE SIGNAL LINES AS FAR APART AS WIRING LAYERS ALLOW.**
3. **SEPARATE SIGNAL LINES FROM GROUND PLANES WITH THICK LAYER OF LOW K DIELECTRIC MATERIAL.**
   - Separate power and ground lines/planes with thin layer of high K dielectric material.
4. **DESIGN IN TESTABILITY AND REPAIRABILITY AT ALL STAGES OF ASSEMBLY.**

---

**MOTOROLA**

**MULTI LAYER MCM SUBSTRATES**

**INTERCONNECTS**
- Low electrical resistivity ($\text{Cu} = 1.7 \text{ micro OHM-cm}$)
- Fine line patternability
- Low stress
- Adhesion
- Low diffusion kinetics

**SURFACE LAYERS**
- Low CTE ($\text{Si} = 2.6 \text{ PPM/C}$)
- Dielectric constant $< 6$
- Dimensional stability, $< 0.2\%$
- Provide reliable vias and plated-through-holes
- Withstand assembly temperatures (up to 600°C)

**INTERLEVEL DIELECTRICS**
- Noncorrosive
- Good adhesion
- Low film stress and high crack resistance
- Planarizing
- Dielectric constant $< 3$ for signal distribution
- Dielectric constant $>> 3$ for power distribution

**PASSIVATION**
- Dimensional stability
- Low stress and high crack resistance
- Adhesion to multiple materials - metals, oxides, nitrides, etc.
- Chemically inactive interfaces
- Moisture and heat resistance
- High thermal conductivity
MOTOROLA

INTERCONNECT EVOLUTION

MOTOROLA

MARKET SEGMENTS / PACKAGING TRENDS

<table>
<thead>
<tr>
<th>SEGMENT</th>
<th>CURRENT</th>
<th>1998/99</th>
</tr>
</thead>
<tbody>
<tr>
<td>Computer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mainframe/Supercomputer</td>
<td>Array TH/SM, MCM</td>
<td>Array SM, MCM</td>
</tr>
<tr>
<td>Workstation/PC</td>
<td>Peripheral SM</td>
<td>Array SM, MCM</td>
</tr>
<tr>
<td>Communications</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fixed</td>
<td>Peripheral TH/SM</td>
<td>Array SM, MCM</td>
</tr>
<tr>
<td>Mobile</td>
<td>Array SM</td>
<td>Array SM, MCM</td>
</tr>
<tr>
<td>Space</td>
<td>TH/SM</td>
<td>MCM</td>
</tr>
<tr>
<td>Automotive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Body</td>
<td>TH/SM</td>
<td>SM</td>
</tr>
<tr>
<td>Powertrain</td>
<td>Peripheral TH/SM</td>
<td>SM, MCM</td>
</tr>
<tr>
<td>Electric Vehicle</td>
<td></td>
<td>Hi Power MCM</td>
</tr>
<tr>
<td>Industrial</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instrumentation</td>
<td>Peripheral TH/SM</td>
<td>Peripheral SM</td>
</tr>
<tr>
<td>Power Control</td>
<td>Power MCM</td>
<td>Hi Power MCM</td>
</tr>
<tr>
<td>Consumer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fixed</td>
<td>Peripheral SM</td>
<td>SM, MCM</td>
</tr>
<tr>
<td>Portable/Hand-Held</td>
<td>Peripheral TH/SM</td>
<td></td>
</tr>
</tbody>
</table>
PAUL HAUGSJAA, GTE LABORATORIES
Emerging Applications for Low-Cost Optoelectronics

Paul Haugsjaa
GTE Laboratories Incorporated
Waltham, Massachusetts

May 5, 1994

Scope of Presentation:

- What is optoelectronics?
- Drivers for technology today
- Important cultural forces
- Evolving technological needs
- Growth areas of OE utilization
- Associated challenges to be met
Optoelectronics:

The technology of the interface between the realms of electronics and of light

Examples:
- LEDs
- Lasers
- Detectors
- Optical modulators
- Optical interconnects
- Optical switches
- CCDs
- Displays
- Discharge Lamps
- Etc.

Technology Drivers

- Grand problems
  - Cancer, immune system, genetics
  - Weather
  - Unified physical theory
  - World economy, etc.

- Improvement in life standards
  - More of the same - world-wide - means costs must be reduced
  - Advances dictate strong cost reductions
Evolving lifestyles - a search for:

- Greater productivity
- Free time
- Instant information/entertainment
- Ubiquitous communications
- Low-cost, safe, reliable transportation
- Better medical care
- Improved personal security

Evolving Technological Needs

- Personal Communications System (PCS)
- Seamless information network
- Video transport to personal nodes
- Increased computer processing power
- Large, portable, high resolution displays with touch screens
- Low-cost, portable, high resolution printers
- Computer assisted transportation - control, collision avoidance, positioning, routing
Evolving Network Topology

LAN development - > 50% will be wireless

Home information network - possibly separate from LAN - - Information appliances
- Audio, video, banking, home control, PCS
- High speed facsimile

WAN development
- Extension of optical LAN (latency an issue)
- ATM cell traffic carried by SONET transport
Evolving Areas of OE Utilization (Cont.)

- Telecommunications
  - Video dial tone service
  - Optical fiber access to network moving nearer the home and into businesses
  - Homes may have customer owned optical fiber terminals

- Mobile Telecommunications
  - Optical fiber feeders to MTSOs and cell sites
  - Optical fiber provides analog links to remote antenna sites

Evolving Areas of OE Utilization (Cont.)

- Communications distribution
  - Remote optical terminals and pedestals
    - Hostile environment
    - Power is an issue

- Vehicular applications
  - Optical data buses in ships, planes and cars
  - Optical sensors (gyros, pressure, fluid level, temperature, distance, etc.)
  - Laser range finder, IR vehicle roadway positioners, smart highway systems
Evolving Areas of OE Utilization (Cont.)

- **Memory / data-storage systems**
  - 2 hr movie needs about 43 Gb (<10 s at OC-12)
  - Read / write / erase - array enhanced

- **Processor interconnects**
  - Multiprocessor cluster connection to arrays of direct access storage devices
  - Eliminate the bottleneck of slow, interference prone electronic interconnects
  - Software bottleneck with conventional processor architectures calls for new approaches with high bandwidth interconnects

ATM Switch Interconnections

- Optical backplane required
- 16 x 16 1.2 Gb/s ATM requires back plane with over 200 Gb/s capacity
- If assume:
  - 1 Gb/s on each fiber
  - 5 fiber module
- 100 fibers = 4100 wires at 50 Mb/s
Evolving Areas of OE Utilization (Cont.)

- Transparent optical networks - a distant dream?
  - PICs, WDM components
  - Optical switching

- OE Sensor Improvement
  - IR Imaging (plant tissue and textiles)
  - Absorption (medical, environmental, air quality, process control)
  - Compact laser scanners - laser arrays
  - Optical fiber gyros

Evolving Areas of OE Utilization (Cont.)

- Printers (electrophotographic)
  - low-cost short wavelength laser diodes and LED optical sources (arrays)
  - No current US supplier

- Displays
  - Flexible and portable for digital appliances applications
  - Integrate drive electronics and display
Evolving Areas of OE Utilization (Cont.)

- Metrology and Inspection
  - Improved optical sources
  - Videometrics
  - Higher resolution CCD arrays

Silicon Waferboard

Silicon Waferboard is an approach that utilizes silicon as a platform for hybrid integration of optoelectronic, electronic, and optical components.
Silicon Waferboard Example

Laser Passive Alignment on Silicon Waferboard
4-Channel Silicon Waferboard Transmitter

- Passive alignment to SM fiber (~7%)
- Array format
- ≤-29 dB (1GHz) crosstalk
- > 1.4 Gb/s bandwidth

Challenges for Consideration

- Robotic control
  - Placement accuracies < 1 μm
  - Sensitive tactile sensors
  - High resolution machine vision
- Improved accuracy and precision of submicron measurements over large distances
- Polymer coatings for reliable environmental protection
- New glass hosts for 1.3 μm optical waveguide amplifiers
Challenges for Consideration (cont.)

- Materials for green and blue LEDs and lasers for optical storage, printers, and displays
- Better polymers for passive and active optical components
  - Optical couplers
  - Mode transformers
  - Optical switches
  - Optical modulators
  - Optical memory media

Challenges for Consideration (cont.)

- Large-area, thin-film process control for uniformity
- Extrusion processes and materials for polymer film deposition over large areas (36 in x 36 in)
- Lateral deposition and epitaxial growth control techniques
- Integrable optical isolators
- Materials and processes for VCSELs and other efficient, long-wavelength lasers and improved MSM detectors
A Difficult Job -

- Broadly multidisciplinary problems
- National infrastructure for packaging is shrinking
- Team work is the answer

Grand Challenge:

Reduce the costs involved in fabricating and particularly packaging optoelectronic components to allow continued improvement in our quality of life and the health of our economy.

Challenges for Consideration (cont.)

- Improved resolution CCDs and IR sensors
- Advancements in chemically sensitive OE sensors
- Improved materials and process control techniques for polarization insensitive waveguide switches
- Improved techniques for fabricating good optical switches with moderate (50 - 100 ns) switching speeds
CHE-YU LI, CORNELL UNIVERSITY
Materials Metrology and Data for Design, Manufacturing, and Reliability Analysis

Che-Yu Li
Electronic Packaging Program
Cornell University

Outline

- Applications and Road Map
- Properties and Data Needs
- Measurement Approaches
- Conclusions and Challenges
Packaging Trends

Road Map Trends

- Low Cost
- Higher Performance (frequency)
- Low Voltage
- High Junction Temperature
- Mixed Signals

- Single Chip:
  Flip chip
  Ball grid array

- MCM:
  Known-good die
  (Pressure engaged contacts)

- PWB and Flex:
  Direct chip attach
  Thin films
  Early failure sites

- Electrical/Optical Interconnect:
  Low cost coupling
  waveguides
Typical Properties and Data Needs

- Short cycle time
- Design and simulation
- Properties and data needs

Electrical:  Dielectric properties
            Conductivity
            Contact resistance

Thermal:   CTE
            Thermal conductivity

Mechanical: Modulus
            Flow stress
            Fracture toughness
            Creep-fatigue
            Adhesion
            Early failure sites
Typical Properties and Data Needs (continued)

**Optical:**
- Refractive index
- Attenuation
- Dispersion
- Coupling loss
- Error rate

**Chemical/Physical:**
- Permeability,
- Diffusivity
- Moisture absorption
- Surface tension
- Wettability

Measurement Approaches

- Atomic/molecular level
- Component/sub-component level
- Module/assembly level
- Statistical significance (6σ) (processing, reliability)
Atomic/Molecular Level Examples

- Polyimide/polyimide interdiffusion and adhesion

Component or Sub-component level

- CTE and modulus of thin polymer films
- Adhesion and residual stress in thin film metallizations
- Creep-fatigue in solder joints
- Contact resistance
- Dielectric properties of thin films
Module/Assembly Level Examples

- Thermal and Residual Stresses in Assemblies (Moiré techniques)
- Early Failure Sites in PWB’s (LATEST)

Thickness Direction Metrology

* Apparatus

* Adhesive films processed in-situ. Free-standing films are constrained w/ adhesive.

* Data gives displacement vs. stress or temperature. Typical thermal data follows:
Results for an Epoxy Adhesive

- Elastic Modulus

- CTE
Constrained Deformation Equations
(transverse isotropy)

* Elastic modulus

\[ \frac{1}{E_z} = \frac{\Delta \varepsilon_z}{\Delta \sigma_z} + \frac{2 (\nu_{xz})^2}{(1 - \nu_{yx}) E_x} \]

* CTE

\[ \alpha_z = \frac{\Delta \varepsilon_z}{\Delta T} - 2 (\alpha_x - \alpha_y) \nu_{xz} / (1 - \nu_{yx}) \]

* Poisson’s ratio (rank one tensor):

\[ \nu_{ij} = -\frac{e_{ij}}{e_{ii}} \]

=> Developing metrology for \( \nu_{xz} \)
Microindentation Capabilities

1. Load Resolution  
   < 2.5 μN
2. Position Resolution  
   < 2.5 nm
3. Temperature Stability  
   0.01 °C
4. Vibration Level  
   < 1.0 nm

Advantages:

1. Probe small volumes.
2. Precise load and depth information.
3. Detection of small variations in deformation behavior.
4. Allows determination of Rate-Dependent Plasticity.
Effect of Interfacial Adhesion on Thin Film Hardness

Typical Load-displacement Data of Microindentation Test
Test Sample Configuration

Bottom Substrate:  
50 mil  
25 mil  
150 mil  
Aluminum Oxide  
50 μm diameter Cr, Cu, solder pads

Top Substrate:  
50 mil

Assembly after Reflow:  
34 μm

Relaxation of Residual Stress in Thin Films

- △ X-Ray data
- • Hardness data
- ○ GIXS data [6.6]

Continuous Al film, 0.3μm thick  
Heat treated @ 400°C for 1 hour

Stress (MPa) vs. Time since heat treatment (hours)
Micrometrical Testing System
Isothermal shear testing of 2mil 97Pb/3Sn flip chip solder joints

Flow Stress Vs. Temperature (97Pb/3Sn)

(△) 2mil shear data, converted to uniaxial tension
(○) bulk data, uniaxial tension

Hall-Petch effect!
Room Temperature Crack Growth Rate

Dependence on initial solder joint size, $L$:

dc/dt scales with 'normalized stress intensity factor' $K = \sqrt{\frac{L_0}{L}} \sigma \sqrt{c}$

where $L_0$ is 'unit length' (1m)

**WAFER PROBE CONTACT RESISTANCE**

* TOTAL SCRUB 10 $\mu$m OVER 30 SEC.
* PLATED NI BUMP CONTACTING PARTIALLY
  OXIDIZED 100% AL FILM
* BUMP REPLACES INDENTER ON
  MICROINDENTATION MACHINE. SCRUB
  PROVIDED BY MOTORIZED STAGE
* THE BUMP IS $\sim 25\mu$m HIGH, ROUGHLY
  HEMISPHERICAL
Cross-section of a High Performance Cable

High Speed PCB Laminates

- Copper foil is chemically or mechanically treated to improve adhesion to dielectric

- This treatment may increase surface roughness, which will result in a slower propagation time constant and frequency dependent electrical properties.
Definitions for high speed PCB model

- $H$ = dielectric thickness
- $B$ = conductor stripe width
- $d_{EX}$ = external surface displacement (surface roughness)
- $\delta$ = skin depth
- $C = \varepsilon_r \varepsilon_0 B/(H-2d_{EX})$
- $L = \mu_0 (H+\delta)/B$
- $\tau = (LC)^{1/2}$ (propagation time constant)

---

$k$ vs. $1/(H+\delta_{HF})$ for PTFE

Graph showing the relationship between $k$ and $1/(H+\delta_{HF})$ with data points marked at specific $1/(dielectric\ constant)$ values.
GEOMETRIC MOIRE

Principle of the moire method: A reference grating is superimposed on a specimen grating and fringe patterns are formed by the interaction of the two gratings. The fringes, dark and bright bands, are contour lines of displacements. When the frequency of the reference grating is fixed, the fringes represent the specimen deformations.

MOIRE INTERFEROMETRY

Fig. Effective CTE distribution of a FR-4 PCB.

Fig. (a) Vertical displacement field. (b) Comparison between experimental data and numerical prediction.
Defect Signal versus Defect Constriction Resistance

Phase Difference and Detection

Good Conductor

Metal

Dielectric

Defect Output Signal

Defect Signal

IBM Research Division
<table>
<thead>
<tr>
<th>Detection frequency</th>
<th>Application</th>
<th>Typical line thickness</th>
<th>Typical line width</th>
<th>Max. line resistance</th>
<th>Max. RMS current</th>
<th>Min. detectable defect resistance</th>
<th>Max. open circuit voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 KHz</td>
<td>MCM - L</td>
<td>15 - 75 μm</td>
<td>50 - 250 μm</td>
<td>5 ohms</td>
<td>620 mA</td>
<td>0.003 ohms</td>
<td>4.5 volts</td>
</tr>
<tr>
<td></td>
<td>MCM - C, D, &amp; L</td>
<td>3 - 40 μm</td>
<td>10 - 100 μm</td>
<td>20 ohms</td>
<td>290 mA</td>
<td>0.010 ohms</td>
<td>0.2 volts</td>
</tr>
</tbody>
</table>
Statistical Significance

Issues:
- Physically Based Model
- Experimental Accessibility

Weakest Link Rule

\[ f(n) = 1 - [1 - f(1)]^n \]

\[ f(n) = nf(1) \]

\( f(1) \): Life distribution of 1 segment
\( f(n) \): Life distribution of \( n \) independent segments
Conclusions and Challenges

- Advanced Measurement Techniques are available

- Statistical significance requires:
  - Physically based modelling
  - Experimental access

Conclusions and Challenges (continued)

- Statistically significant data from realistic specimens

- Physical models with optimum level of detail for data correlation and extrapolation
JOHN KELLY, SRC
### Table 1: Overall Roadmap Technology Characteristics

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Memory (DRAM/Flash)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Bits/chip</td>
<td>64M</td>
<td>256M</td>
<td>1G</td>
<td>4G</td>
<td>16G</td>
<td>64G</td>
<td></td>
</tr>
<tr>
<td>- cost/bit (volume mc²)</td>
<td>0.1</td>
<td>0.05</td>
<td>0.04</td>
<td>0.01</td>
<td>0.003</td>
<td>0.002</td>
<td></td>
</tr>
<tr>
<td><strong>Logic (μProcessor, ASIC)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Gates/chip (out. layout)</td>
<td>5M</td>
<td>10M</td>
<td>40M</td>
<td>50M</td>
<td>100M</td>
<td>200M</td>
<td></td>
</tr>
<tr>
<td>- Cost/gate-μHz (mc²)</td>
<td>0.02</td>
<td>0.01</td>
<td>0.004</td>
<td>0.001</td>
<td>0.0004</td>
<td>0.00001</td>
<td></td>
</tr>
<tr>
<td>- NRE cost/gate (mc²)</td>
<td>5</td>
<td>2</td>
<td>0.5</td>
<td>0.2</td>
<td>0.02</td>
<td>0.002</td>
<td></td>
</tr>
<tr>
<td><strong>No. of chip I/Os</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- chip to test (pads)</td>
<td>750</td>
<td>1500</td>
<td>2000</td>
<td>3500</td>
<td>5000</td>
<td>7500</td>
<td></td>
</tr>
<tr>
<td>- chip to package (pads)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>No. of package pins/balls</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- μProcessor/on-chip</td>
<td>512</td>
<td>512</td>
<td>512</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>- μProcessor/on-chip</td>
<td>750</td>
<td>1000</td>
<td>1200</td>
<td>1500</td>
<td>1800</td>
<td>2000</td>
<td></td>
</tr>
<tr>
<td><strong>Chip size (mm²)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- logic/μProcessor</td>
<td>250</td>
<td>400</td>
<td>600</td>
<td>800</td>
<td>1000</td>
<td>1250</td>
<td></td>
</tr>
<tr>
<td>- DRAM</td>
<td>132</td>
<td>200</td>
<td>320</td>
<td>500</td>
<td>700</td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td><strong>Wafer diameter (mm)</strong></td>
<td>200</td>
<td>200</td>
<td>200–400</td>
<td>200–400</td>
<td>200–400</td>
<td>200–400</td>
<td></td>
</tr>
<tr>
<td><strong>Defect density (defects/cm²)</strong></td>
<td>0.1</td>
<td>0.05</td>
<td>0.03</td>
<td>0.01</td>
<td>0.004</td>
<td>0.002</td>
<td></td>
</tr>
<tr>
<td><strong>No. of interconnect levels — logic</strong></td>
<td>3</td>
<td>4.5</td>
<td>5</td>
<td>5.6</td>
<td>6</td>
<td>6.7</td>
<td></td>
</tr>
<tr>
<td><strong>Maximum power (W/die)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- high performance</td>
<td>10</td>
<td>15</td>
<td>30</td>
<td>40</td>
<td>40–120</td>
<td>40–200</td>
<td></td>
</tr>
<tr>
<td>- portable</td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td><strong>Power supply voltage (V)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- desktop</td>
<td>3.3</td>
<td>3.2</td>
<td>2.2</td>
<td>2.2</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td>- portable</td>
<td>3.3</td>
<td>2.2</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
<td></td>
</tr>
<tr>
<td><strong>No. of I/Os</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- off-chip</td>
<td>500</td>
<td>750</td>
<td>1500</td>
<td>2000</td>
<td>3500</td>
<td>5000</td>
<td></td>
</tr>
<tr>
<td>- on-chip</td>
<td>120</td>
<td>200</td>
<td>350</td>
<td>500</td>
<td>700</td>
<td>1000</td>
<td></td>
</tr>
</tbody>
</table>

Typical characteristics of the range of product applications covered by this mainstream technology are shown in Table 2.

### OVERALL ROADMAP TECHNOLOGY CHARACTERISTICS

**DRAFT DATE 3/17/94**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Minimum feature (μm)</strong></td>
<td>0.15</td>
<td>0.25</td>
<td>0.18</td>
<td>0.12</td>
<td>0.10</td>
<td>0.09</td>
<td></td>
</tr>
<tr>
<td><strong>Logic (μProcessor, ASIC)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Gates/chip (out. layout)</td>
<td>5M</td>
<td>10M</td>
<td>40M</td>
<td>50M</td>
<td>100M</td>
<td>200M</td>
<td></td>
</tr>
<tr>
<td>- Cost/gate-μHz (mc²)</td>
<td>0.02</td>
<td>0.01</td>
<td>0.004</td>
<td>0.001</td>
<td>0.0004</td>
<td>0.00001</td>
<td></td>
</tr>
<tr>
<td>- NRE cost/gate (mc²)</td>
<td>5</td>
<td>2</td>
<td>0.5</td>
<td>0.2</td>
<td>0.02</td>
<td>0.002</td>
<td></td>
</tr>
<tr>
<td><strong>No. of chip I/Os</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- chip to test (pads)</td>
<td>750</td>
<td>1500</td>
<td>2000</td>
<td>3500</td>
<td>5000</td>
<td>7500</td>
<td></td>
</tr>
<tr>
<td>- chip to package (pads)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Max no. wiring levels (logic)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- on-chip</td>
<td>4.5</td>
<td>5</td>
<td>5.6</td>
<td>6</td>
<td>6.7</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>- power plane</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td><strong>Min mask count</strong></td>
<td>18</td>
<td>20</td>
<td>20</td>
<td>22</td>
<td>22</td>
<td>24</td>
<td></td>
</tr>
<tr>
<td><strong>Cycle time (days theoretical)</strong></td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>9</td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Max substrate diam. (mm)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Bulk or Epi wafer</td>
<td>200</td>
<td>300</td>
<td>300/400</td>
<td>400/400</td>
<td>500</td>
<td>500</td>
<td>500</td>
</tr>
<tr>
<td>- SOI wafer</td>
<td>200</td>
<td>200</td>
<td>200</td>
<td>300</td>
<td>300</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td><strong>Max substrate diam. (mm)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- MCM-D package plane</td>
<td>200</td>
<td>300</td>
<td>300</td>
<td>400</td>
<td>large rectangle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- large rectangle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Power supply voltage (V)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- desktop</td>
<td>3.3</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>1.5</td>
<td>1.5</td>
<td>0.9</td>
</tr>
<tr>
<td>- battery</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>2.5</td>
<td>0.9</td>
<td>0.9</td>
<td>0.9</td>
</tr>
<tr>
<td><strong>Max power (W/m²)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- high perf. wow heatsink</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>500</td>
</tr>
<tr>
<td>- battery</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
</tbody>
</table>

Notes (see Glossary)
PACKAGING CORE COMPETENCIES

- Electrical, Mechanical, and Thermal Design Modeling Simulator Capability
- Wave-Form Integrity Preserving Technology for Power/Ground and Signals (Interconnect and Substrates)
- Thermal Management and Thermal Mechanical Technologies
- Environmental Protection
- Cost Effective Quality Manufacturing (Test and Assembly — Largely Offshore)
Figure 33 Packaging Roadmap: Thermal Management (100,000 shipped) (leading edge workstation)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Modules (SCP, MCM)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Die Attach Directly to Conductive Slug</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Direct Back Side Contact for Flip Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Heat Sink (Self Contained, Compact Air Cooled, Quiet)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bush Conduction to Air-Cooled Surface</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fluid Transport Within Heat Sink</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Other - Starting Engine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Low End) Modules (SCP, MCM)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integral Heat Spreaders</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 34 Packaging Roadmap: Power Conditioning (100,000 shipped)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Module Decoupling</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Discrete</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thin Film Capacitor in Module/Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Decoupling in Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Module Power Conditioning</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Regulator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Power Convertor</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock/Power/Gnd Distribution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Permanent I/O - Distribution on Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Area I/O - Much More (as in Module)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 35 Packaging Roadmap: Environmental Protection (100,000 shipped) (Non-hermetic)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Prior to Assembly</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bake and Bag</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low Moisture Molding Compounds</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sealed Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Post Assembly</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Molded Plastic</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Improved Thin Coatings</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 36 Packaging Roadmap: Product-Driven Demands (100,000 shipped)
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Small Thin Plastic</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Perimeter I/O)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thickness (mm)</td>
<td>1.4</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Count</td>
<td>&lt;80</td>
<td>&lt;208</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pitch (mm)</td>
<td>0.3–0.5</td>
<td>0.3–0.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Count</td>
<td>&lt;1W</td>
<td>&lt;2W</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>High Performance/High Pin</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Perimeter I/O)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Count</td>
<td>200–300</td>
<td>300–400</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Perimeter Lead Pitch (mm)</td>
<td>0.5</td>
<td>0.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Power (W)</td>
<td>2–5W</td>
<td>5–10W</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>(Area I/O)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Count</td>
<td>200–300</td>
<td>500–600</td>
<td></td>
<td>750</td>
<td>2000</td>
<td>3000</td>
</tr>
<tr>
<td>Area Pad Pitch (mm)</td>
<td>0.2–1.5</td>
<td>0.2–1.0</td>
<td>0.15–0.8</td>
<td>0.1–0.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Power (W)</td>
<td>2–5W</td>
<td>5–10W</td>
<td>10–15</td>
<td>40</td>
<td>120</td>
<td>200</td>
</tr>
<tr>
<td><strong>Memory (TSOP/SOP)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thickness (mm)</td>
<td>1mm</td>
<td>0.5mm</td>
<td>Goes to</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Count</td>
<td>30</td>
<td>50</td>
<td>3D Short Stack</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>(3D &quot;Short Stacks&quot;)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thickness (mm)</td>
<td>1mm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Die</td>
<td>4 die</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 37 Packaging Roadmap: Highest Volume Products (>80% of development effort)
DAVID BERGMAN, IPC
PROGRAMS

• SEMINARS
• STATISTICAL SERVICES
• MARKETING DATA
• STANDARDS/SPECIFICATIONS
• TECHNICAL REPORTS
• HOW'S BUSINESS SURVEYS
• TESTING PROGRAMS
• WORKSHOP/TRAINING
• PROFICIENCY CERTIFICATION
• RESEARCH

PROGRAM REQUIREMENTS

• CONSENSUS
• DIRECTION
• FOCUS
• SCHEDULING
• FLEXIBILITY
• VISION
• ORGANIZATIONAL STRUCTURE
IPC Present Status

680 Regular Members
570 Allied Members
415 Associate Members
115 Technical Liaison Members
105 Government Members
1885 TOTAL

Electronic Interconnection Industry Technology Roadmap
- MAP MAKERS
- DIRECTION
- DISTANCE
- FOCUS
- CHANGES
- RULES OF THE ROAD
TECHNOLOGY ROADMAP

INCLUDES ALL MEMBERS OF THE SUPPLY CHAIN FOR VIEWS ON COMPONENTS, OEM MANUFACTURING ISSUES, MATERIALS, INDUSTRY TOOLS AND MANUFACTURING SERVICES

METHODOLOGY BASED ON:

♦ COOPERATION
♦ COORDINATION
♦ COMMUNICATION
MEMBERSHIP SURVEY

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C - COMPONENT PACKAGING</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G - GENERAL ELECTRONICS</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D - DEDICATED SERVICE</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H - HIGH PERFORMANCE</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T - DESIGN TOOLS</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M - MATERIALS</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F - FABRICATION</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A - ASSEMBLY</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>P - PURCHASING</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

This survey will provide resource material for developing the 1994 Technology Roadmap of short term, and long term requirements of the electronic interconnection and assembly industry. Your participation in this survey is probably the most important contribution that you make for your company and the industry in 1994. In order to complete this survey, please address all questions in which you have any interest or can provide an input.

Please provide your most imaginative, innovative, even "blue-sky" input to the survey.

We want your ideas for today, tomorrow and beyond regarding the needs of:
- The Original Equipment Manufacturer that drives
- The Electronic Interconnection Manufacturers that drives
- The Suppliers of Materials and Equipment

SURVEY

FOR THE DEVELOPMENT OF THE 1994

Electronic Interconnection Industry

Technology Roadmap
Preliminary Survey

Technology Roadmap
The Future
of the Electronic Interconnection Industry

March 1994

Respondents


- Type of Respondent Functions
  - Management
  - Engineering
  - Production
  - Purchasing
  - Quality
  - Process Control
  - Technical Liaison
  - Vendor Control
  - Research
SEVEN ISSUES PER TOPIC

FABRICATION EXAMPLE

F1  INNERLAYER LINE WIDTH AND SPACE
F2  BOARD SIZE
F3  BOARD & INNER CORE THICKNESS
F4  HOLE SIZES (THROUGH, BLIND, BURIED)
F5  NUMBER OF LAYERS
F6  TEST AND EVALUATION
F7  SURFACE CONDITIONS

THE MAP MAKERS

• TECHNOLOGY ROADMAP WORKSHOP
  - 100 EXPERTS MET IN APRIL
  - THREE DAY INTENSIVE REVIEW
  - TECHNOLOGISTS PRESENTATIONS
  - ANALYSIS OF SURVEY REPORT
  - DEVELOPED ROADMAP INITIAL DRAFT
DETAILED OF FIRST ROADMAP DRAFT

- ALL NINE TOPICS AND THEIR DETAILED BREAKDOWN WERE DEVELOPED BY THE FACILITATORS AND THEIR TEAM MEMBERS
  - DISCUSSION
  - OUTLOOK
  - SUCCESS FACTOR
  - SHOWSTOPPERS
  - RECOMMENDATIONS

MAJOR SHOW STOPPERS

- LIMITED METHODOLOGY TO DEVELOP AND INTEGRATE NEW TECHNOLOGY INTO MANUFACTURING
- NO SINGLE SET OF INDUSTRY/ GOVERNMENT/ ECONOMIC PROGRAMS FOR THE SUPPLY CHAIN
- DESIGN TOOLS ARE NOT COORDINATED WITH PRODUCTION PROCESSES
- LACK OF ENVIRONMENTALLY FRIENDLY MATERIALS AND MANUFACTURING PROCESSES
- POOR CUSTOMER/ MANUFACTURING/ SUPPLIER RELATIONSHIPS
REQUIREMENTS FOR GLOBAL COMPETITIVENESS

• STRONG ELECTRONICS INDUSTRY
• HEALTHY MEMBERS OF SUPPLY CHAIN
  • ELECTRONIC EQUIPMENT DRIVES
  • PRINTED BOARD ASSEMBLY DRIVES
  • PRINTED BOARD FABRICATION DRIVES
  • MATERIAL/PROCESSING SUPPLIERS

INTERNATIONAL ELECTRONIC EQUIPMENT REQUIRES GREATER:

• MINIATURIZATION
• COST REDUCTION
• PERFORMANCE
• RELIABILITY
  (QUALITY IS EXPECTED)
MAIN CAUSES OF NEEDS TO CHANGE:

• STIFF AND GROWING COMPETITION (SUBSIDIZED BY LARGE COMPANIES)
• SHIFT IN RESPONSIBILITY FOR RESEARCH AND DEVELOPMENT
• GROWTH AND DEMAND FOR ELECTRONIC PRODUCT PERFORMANCE

PRIORITIZATION MEETING

• SPECIAL REVIEW OF COMMENTS
• ANALYSIS OF 164 RECOMMENDATIONS
• BREAKDOWN ACTION
  - RESEARCH
  - NATIONAL INITIATION
  - MARKETING
  - COMMITTEE PROJECTS
GROUPING OF RECOMMENDATIONS

- Technology Assessment Methods
- Design Tools Competence
- New Materials That Withstand Stress
- Improve Quality and Reliability Methods
- New Attachment Materials
- Customer Acceptance of New Ideas
- Simplified, Efficient Manufacturing Processes
- Non Visual, Non Destructive Inspection Methods
- Environmentally Friendly, Safe Manufacturing

PWB FABRICATION SHOWSTOPPERS

- Laminate and Foil Finish
- Imaging Technology
- Testing
- Availability of Capital Equipment
- Handling of Materials in the Process
- Numbers of Process Steps
- Environmental Conditions
- Vertical Partnerships
- Process Availability
WORKSHOP DELIBERATION REVIEW

• TEAM PROJECT DESCRIPTION RECOMMENDATION FINE TUNING
• ORGANIZE PROJECT DESCRIPTIONS INTO FOCUS GROUPS
  - MATERIALS
  - TOOLS
  - FABRICATION
  - ASSEMBLY
  - OTHER
• TEAM FORMATION
  - (WEDNESDAY GROUPING)
  - (NEW LIAISONS)
• PROJECT ASSIGNMENT
  - (MINIMUM - 6 PROJECT ANALYSIS WRITE-UPS PER TEAM)

IMPLEMENTATION WORKSHOP STRATEGY

• RESOURCE MATERIAL 1993
• SUMMARY OF 1994 SURVEY
• BREAK INTO REAFFIRMATION TEAMS
  - (2) DESIGN TOOLS
  - (2) MATERIALS
  - (3) FABRICATION
  - (2) ASSEMBLY
• GOAL
  - ANALYZE RESOURCE DATA AND 1994 SURVEY RESULTS AND REAFFIRM, UPDATE, ENHANCE RECOMMENDATIONS
ACHIEVING COMPETITIVE EXCELLENCE

CHANGE THE WAY WE:

- Manufacture Products
- Interact with the environment
- Transfer data
- Service the customer
- Develop new technology
- Purchase products

RECOMMENDATIONS FOR ACTION

- Methods for establishing Known Good Die
- Fluxless systems and processes for attachment
- Correlation of noble metal effect on embrittlement and solderability
- Reduction of component packaging costs through the use of bulk feed mechanisms
- Repair methods for fine pitch components
- High yield production equipment for ease of handling bare chips and flip chip applications
- Conductive adhesives (photoimagable)
WORKSHOP DELIVERABLES

• PRESENTATION OF SUGGESTED RESEARCH BY TEAM LEADERS
• INPUT FOR PUBLISHING EXECUTIVE OVERVIEW OF 1994 ROADMAP
• COMMITMENT/INTEREST LEVEL IN FORMATION OF COOPERATIVE RESEARCH TEAMS
• COMMITMENT TO PARTICIPATE IN ITRI
• PUBLICIZE INDUSTRY PROACTIVE POSITION

Rigid Printed Board Substrate Materials

• Develop core material less than 0.002 inch thick
• Develop clad laminate with smooth surfaces with fine conductors
• Form consortia to correlate UL 4-point oven aging with other methods
• Develop techniques to minimize environmental impact of producing base materials
• Develop materials which reduce hole formation costs
• Develop relationship between plated through-hole failure and measurable physical properties of rigid laminate
Conductors

- Lack of characterization and measurement methods for thin foils, as well as lack of thin foil handling techniques are serious concerns

Dielectric and Electrical Properties

- Develop low Dielectric Constant (DK) substrates

Component Attachment Materials

- No proven alloy alternatives for tin-lead solders
- Lead-free solders may be driven by environmental and political concerns rather than technical reasons
- Conductive adhesives have the following problems:
  - Moisture absorption which impacts adhesion
  - Poor high frequency (10mHz) performance
  - Undesirable high temperature properties
  - Poor mechanical shock properties
Board and Inner Board (Core) Thickness
• Establish techniques and equipment for handling thin materials

Surface Conditions/Coatings
• Eliminate metallic coatings by promoting use of bare copper with protective coatings and encourage R&D for compatible fluxes and reliable

Fine Pitch Technology
• Correlate effects of noble metals on surface quality, embrittlement and solderability

Attachment Techniques
• Develop fluxless systems and process
• Develop conductive adhesive applications and photo-imagable conductive adhesives
DAVIS HARTMAN, MOTOROLA, OIDA

METROLOGY AND DATA FOR MICROELECTRONIC PACKAGING AND INTERCONNECTION
OIDA TECHNOLOGY WORKSHOPS - PHASE II
ATTENDANCE SUMMARY

<table>
<thead>
<tr>
<th></th>
<th>Industry</th>
<th>Academic</th>
<th>Gov't</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display</td>
<td>44</td>
<td>5</td>
<td>9</td>
<td>58</td>
</tr>
<tr>
<td>Optical Communications</td>
<td>55</td>
<td>5</td>
<td>4</td>
<td>64</td>
</tr>
<tr>
<td>Optical Storage</td>
<td>16</td>
<td>11</td>
<td>4</td>
<td>31</td>
</tr>
<tr>
<td>Optics in Switching &amp; Computing</td>
<td>19</td>
<td>18</td>
<td>8</td>
<td>45</td>
</tr>
<tr>
<td>Hardcopy</td>
<td>26</td>
<td>3</td>
<td>1</td>
<td>30</td>
</tr>
<tr>
<td></td>
<td>160</td>
<td>42</td>
<td>26</td>
<td>228</td>
</tr>
</tbody>
</table>

OIDA TECHNOLOGY ROADMAP
BREAK-OUT DISCUSSION GROUPS

<table>
<thead>
<tr>
<th>Display</th>
<th>Optical Communications</th>
<th>Optical Storage</th>
<th>Optics in Switching &amp; Computing</th>
<th>Hardcopy</th>
</tr>
</thead>
<tbody>
<tr>
<td>A. Passive Matrix LCD</td>
<td>A. Telecom</td>
<td>A. Media</td>
<td>A. Printers - Electro-photographic</td>
<td></td>
</tr>
<tr>
<td>B. Active Matrix LCD</td>
<td>B. Datacom</td>
<td>B. Lasers and Optical Heads</td>
<td>B. Printers - Inkjet</td>
<td></td>
</tr>
<tr>
<td>C. Electro-luminescent</td>
<td>C. Package Design and Mfg.</td>
<td>C. Nonconventional Optical Storage</td>
<td>C. Printers - Thermal/Photo-sensitive</td>
<td></td>
</tr>
<tr>
<td>D. Plasma</td>
<td>D. Active Semiconductor Devices</td>
<td>D. Application-Driven Technology Requirements</td>
<td></td>
<td></td>
</tr>
<tr>
<td>E. Field Emission</td>
<td>E. Passive Devices</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F. LED</td>
<td>F. Fiber and Active Fiber Devices</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G. 3D/Holograph</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H. Projection</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I. CRT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Technical/Manufacturing Barriers for Flat Panel Displays

- PMLCD
  - Limited contrast, color saturation, response time, resolution
- AMLCD
  - Complex, high-cost processing
- Electroluminescent
  - Poor gray scale capability, high cost ICs, limited color
- Plasma
  - Poor gray scale, low luminous efficiency, high-cost ICs
- Field emission
  - Difficult spacer fabrication and vacuum assembly; needs development of cathode technology

OIDA DISPLAY TECHNOLOGY ROADMAP

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Screen resolution</td>
<td>240x320</td>
<td>1280x1024</td>
<td>1360x1024</td>
<td>HDTV</td>
<td>HDTV</td>
</tr>
<tr>
<td>Screen diagonal, inches</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Pixel pitch, lines per inch</td>
<td>–</td>
<td>240</td>
<td>240</td>
<td>240</td>
<td>240</td>
</tr>
<tr>
<td>Gray scale</td>
<td>250</td>
<td>250</td>
<td>250</td>
<td>250</td>
<td>250</td>
</tr>
<tr>
<td>Resolution, cm²</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>Screen area at ambient light</td>
<td>5</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Viewing angle, ± degrees</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>Viewing angle @ 0°</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>Viewing angle @ 10°</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>Panel response time, ms</td>
<td>&lt;15</td>
<td>&lt;15</td>
<td>&lt;15</td>
<td>&lt;15</td>
<td>&lt;15</td>
</tr>
<tr>
<td>Total panel power, watts</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Panel efficiency, %</td>
<td>400</td>
<td>400</td>
<td>400</td>
<td>400</td>
<td>400</td>
</tr>
</tbody>
</table>

TECHNOLOGY DEVELOPMENTS

- Cathode manufacturing:
  - 10 inches, 20 inches, 40 inches, 70 inches
- Cost: low, medium, high
- Power efficiency:
  - 1000 watts, 2000 watts, 3000 watts, 4000 watts
- Vacuum breakdown:
  - 10,000 hours, 20,000 hours, 40,000 hours, 80,000 hours
- Vacuum efficiency:
  - 10,000 watts, 20,000 watts, 30,000 watts, 40,000 watts
**Recommendations for Flat Panel Display**

- PMLCD
  - Further development of active addressing technology
- AMLCD
  - Development of low-temperature polysilicon process
- Electroluminescent
  - Develop a blue phosphor that does not require high temperature substrates
- Plasma
  - Develop phosphors with high luminous efficiency
- Field emission
  - Develop cathode plates, long-lived low-voltage phosphors, spacers

**Technical/Manufacturing Barriers for Optical Communications**

- Cost of packaging and alignment of active and passive components
- Cost of fiber management
- Overconstrained requirements on device/package design
- Modeling/simulation/CAD tools
- Common approaches/standards in several areas, e.g. high-speed datacom
- Concurrent engineering (interaction between device and package design)
TELECOMMUNICATIONS TECHNOLOGY ROADMAP
Local Loop/CATV Alternatives/Fiber to the Curb

<table>
<thead>
<tr>
<th>Recommendations for Optical Communications</th>
</tr>
</thead>
<tbody>
<tr>
<td>✦ Transmitters and receivers</td>
</tr>
<tr>
<td>- New packaging approaches with lower cost materials; automated alignment; high-yield processes for device fab</td>
</tr>
<tr>
<td>✦ Connectors</td>
</tr>
<tr>
<td>- New low-cost materials, e.g. polymers and polymer/ceramic composites; less labor-intensive field installation methods</td>
</tr>
<tr>
<td>✦ Fiber/cable management</td>
</tr>
<tr>
<td>- Improved design for fiber cable and fiber and cable management apparatus; new materials and tools</td>
</tr>
<tr>
<td>✦ Couplers, splitters and WDMs</td>
</tr>
<tr>
<td>- Low-cost packaging and alignment approaches; elimination of pigtailling</td>
</tr>
</tbody>
</table>
Technical/Manufacturing Barriers for Optical Storage

- Testing and measurement capability for magneto-optic media at high storage densities
- Molding and mastering of high-capacity substrates
- Low jitter noise media for pulse-width modulation
- Short wavelength lasers
- Integration of optical heads

OPTICAL STORAGE TECHNOLOGY ROADMAP

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacity, Gbytes, in.</td>
<td>0.5</td>
<td>4</td>
<td>82</td>
<td>&gt;100</td>
<td></td>
</tr>
<tr>
<td>Data Rate, Mb/s/in.</td>
<td>1-2</td>
<td>8-9</td>
<td>&gt;30</td>
<td>&gt;100</td>
<td></td>
</tr>
<tr>
<td>Access Time, msec</td>
<td>30-50</td>
<td>20-30</td>
<td>&lt;10</td>
<td>&lt;1</td>
<td></td>
</tr>
<tr>
<td>Wavelength, nm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Laser Color</td>
<td>780</td>
<td>660 (630)</td>
<td>480</td>
<td>400</td>
<td></td>
</tr>
<tr>
<td>Frequency doubled</td>
<td></td>
<td>430-500</td>
<td>430-500</td>
<td>340-420</td>
<td></td>
</tr>
<tr>
<td>Number of Beams</td>
<td>1</td>
<td>1-3</td>
<td>3-9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Price</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drive, £ (130 mm)</td>
<td>1500</td>
<td>300</td>
<td>200</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Media, #/in. (3.5 in)</td>
<td>0.1</td>
<td>0.01</td>
<td>0.006</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TECHNOLOGY DEVELOPMENTS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Technology</td>
<td>Magneto-optic</td>
<td>Magneto-optic</td>
<td>Magneto-optic</td>
<td>Photorefractive</td>
<td></td>
</tr>
<tr>
<td>Media</td>
<td>TbFeCo</td>
<td>improved TbFeCo</td>
<td>high Zn media</td>
<td>Photorefractive</td>
<td></td>
</tr>
<tr>
<td>Form factor, mm</td>
<td>30x130</td>
<td>62, 80, 130</td>
<td>46, 62, 130</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Recording</td>
<td>Single PFM</td>
<td>PFM</td>
<td>PFM, advanced</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Overwrite</td>
<td>Erase line</td>
<td>Direct</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read/Write Head</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integration</td>
<td>discrete comp.</td>
<td>partial integration</td>
<td>full integration</td>
<td>non-mechanical</td>
<td></td>
</tr>
<tr>
<td>Form factor, mm</td>
<td></td>
<td>20x20x6</td>
<td>20x20x5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Laser Dye Materials</td>
<td>AlGaAs</td>
<td>AlGaAs (GaInAs)</td>
<td>205</td>
<td>2000</td>
<td></td>
</tr>
</tbody>
</table>
Recommendations for Optical Storage

- Short wavelength sources
  - Central facility for advanced engineering samples; address manufacturing scale-up issues
- Advanced media
  - Test center for evaluation of media under realistic conditions; new plastic substrate technology
- Advanced optical storage systems
  - Support for interdisciplinary programs involving applications/software/technology
- 3-D optical memories
  - Accelerate development of prototype recording systems; support 3-D materials R&D

Technical/Manufacturing Barriers for Hardcopy Technologies

- Simplified, single-pass process for color electrophotography
- Low-cost high-power laser diodes, more sensitive media for thermal printing
- Post-exposure processing for photosensitive media
- Common color standards for scanning and reproduction
- Lower cost UV sources, improved photopolymers for solid imaging
Recommendations for Hardcopy Technology

- **Solid imaging**
  - Low-cost imaging system, including high-power UV laser and precision x-y scanning; photopolymers for engineering plastics

- **Color standards**
  - Research to determine a single, optimal color standard for all printing/scanning applications

- **Software**
  - Development of software to enhance the ease of use of color, i.e. automatic color rendering

OIDA

**HARDCOPY TECHNOLOGY ROADMAP**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Image quality (Cp)</td>
<td>300/200</td>
<td>200/100</td>
<td>620/500</td>
<td>820/1000</td>
<td>800/1200</td>
<td>800/1200</td>
</tr>
<tr>
<td>Line per resolution, trees</td>
<td>9.5</td>
<td>12.15</td>
<td>12.75</td>
<td>12.25</td>
<td>12.24</td>
<td>12.20</td>
</tr>
<tr>
<td>Drum circumference</td>
<td>1.65/1.4</td>
<td>1.6/1.4</td>
<td>1.6/1.4</td>
<td>1.6/1.4</td>
<td>1.6/1.4</td>
<td>1.6/1.4</td>
</tr>
<tr>
<td>Drum (transmittance)</td>
<td>3.2/3.6</td>
<td>3.2/3.6</td>
<td>3.2/3.6</td>
<td>3.2/3.6</td>
<td>3.2/3.6</td>
<td>3.2/3.6</td>
</tr>
<tr>
<td>Drum (reflectance)</td>
<td>0.035/0.05</td>
<td>0.035/0.05</td>
<td>0.035/0.05</td>
<td>0.035/0.05</td>
<td>0.035/0.05</td>
<td>0.035/0.05</td>
</tr>
<tr>
<td>Imaging/cm², non-reflective</td>
<td>0.071/0.06</td>
<td>0.071/0.06</td>
<td>0.071/0.06</td>
<td>0.071/0.06</td>
<td>0.071/0.06</td>
<td>0.071/0.06</td>
</tr>
<tr>
<td>Speed (m/min, 10 in)</td>
<td>1.6</td>
<td>1.6</td>
<td>1.6</td>
<td>1.6</td>
<td>1.6</td>
<td>1.6</td>
</tr>
<tr>
<td>Throughput, min per print</td>
<td>3.8</td>
<td>3.8</td>
<td>3.8</td>
<td>3.8</td>
<td>3.8</td>
<td>3.8</td>
</tr>
<tr>
<td>Cost per print, 1,000 (1990)</td>
<td>2.10/2.10</td>
<td>2.10/2.10</td>
<td>2.10/2.10</td>
<td>2.10/2.10</td>
<td>2.10/2.10</td>
<td>2.10/2.10</td>
</tr>
<tr>
<td>Size</td>
<td>Desktop</td>
<td>Desktop</td>
<td>Portable</td>
<td>Smaller</td>
<td>Smaller</td>
<td>Smaller</td>
</tr>
<tr>
<td>Font Addressability, &gt;5 characters</td>
<td>4/40</td>
<td>4/40</td>
<td>4/40</td>
<td>4/40</td>
<td>4/40</td>
<td>4/40</td>
</tr>
<tr>
<td>TECHNOLOGY DEVELOPMENTS</td>
<td>Better low-cost resolution head</td>
<td>Better low-cost resolution head</td>
<td>Better low-cost resolution head</td>
<td>Better low-cost resolution head</td>
<td>Better low-cost resolution head</td>
<td>Better low-cost resolution head</td>
</tr>
<tr>
<td>Low cost thermal printer</td>
<td>Low-cost RDP</td>
<td>Low-cost RDP</td>
<td>Low-cost RDP</td>
<td>Low-cost RDP</td>
<td>Low-cost RDP</td>
<td>Low-cost RDP</td>
</tr>
<tr>
<td>High quality thermal printer</td>
<td>High-power, low-cost laser</td>
<td>High-power, low-cost laser</td>
<td>High-power, low-cost laser</td>
<td>High-power, low-cost laser</td>
<td>High-power, low-cost laser</td>
<td>High-power, low-cost laser</td>
</tr>
<tr>
<td>Laser media cost, $1000</td>
<td>100/60</td>
<td>100/60</td>
<td>100/60</td>
<td>100/60</td>
<td>100/60</td>
<td>100/60</td>
</tr>
<tr>
<td>Paper media</td>
<td>100% grade standard</td>
<td>100% grade standard</td>
<td>100% grade standard</td>
<td>100% grade standard</td>
<td>100% grade standard</td>
<td>100% grade standard</td>
</tr>
<tr>
<td>Silver halide printer</td>
<td>Blue-green laser dyes</td>
<td>Blue-green laser dyes</td>
<td>Blue-green laser dyes</td>
<td>Blue-green laser dyes</td>
<td>Blue-green laser dyes</td>
<td>Blue-green laser dyes</td>
</tr>
<tr>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
<td>Low-cost color image LIDAR sensor</td>
</tr>
</tbody>
</table>
LANCE GLASSER, ARPA

METROLOGY AND DATA FOR MICROELECTRONIC PACKAGING AND INTERCONNECTION
Administration Initiatives in Electronics

industry
make profit, satisfy customers

academia
educate students, create knowledge

government
serve public good

The Electronics Subcommittee

ESC Why the Federal Government is concerned with Electronics

- Competitiveness in electronics manufacturing is critical to the Nation
- There are major competitiveness issues facing the U.S. Electronics industry
- Government must work with the private sector to facilitate long-term U.S. leadership and economic competitiveness in Electronics

The right people; the right time; the right focus
The Clinton Administration has established an Electronics Subcommittee (ESC) to help set priorities and coordinate Agency activities, comprising:

*Office of Science and Technology Policy*

*National Economic Council*

Department of Commerce

National Institute of Standards and Technology

Department of Defense

Department of Energy

Environmental Protection Agency

National Aeronautics and Space Administration

National Science Foundation

National Security Agency

Critical Technologies Institute of RAND—Non-voting participant

The right people; the right time; the right focus

---

**ESC** Organization of the National Science and Technology Council

The right people; the right time; the right focus


ESC Electronics Subcommittee Mission

Provides interagency coordination for technical planning, budgeting, reporting, and evaluation of Federal programs in electronics science and technology and supports two-way communication on these programs within the government and with the private sector.

The right people; the right time; the right focus

ESC Functions

- Reports to the Civilian Industrial Technology Committee (CIT) of the National Science and Technology Council (NSTC) and represents the advocacy position for electronics issues with all Federal interagency crosscuts or initiatives.
- Provides coordination of interagency technical program planning, budgeting, and reporting, and coordination with the private sector, in order to encourage the development and execution of joint government-private sector electronics R&D programs in priority areas.
- Provides a forum for government-private sector interaction
- Collects, maintains, and disseminates an up-to-date inventory of Federal electronics R&D programs.
- Proposes and develops joint government/private sector initiatives in electronics.

The right people; the right time; the right focus
Forums for government-private sector interaction

Focused initiative development (NEMI)
- Improve U.S. competitiveness and job creation in electronics and downstream industries

Inventory project
- Widely disseminate information on Federal government agency activities, priorities, strategic plans, and internal processes.
- Collect and maintain accessible data on electronics-related research and development activities in Federal agencies

Benchmarking activities
- Identify and measure key electronics competitiveness parameters

The right people; the right time; the right focus

Electronics Subcommittee Organization

The right people; the right time; the right focus
CTI inventory work with the Federal R&D Database

**Tie four Major Government-wide Databases together...**

- OMB
- GSA
- DOC
- GSA

Augment with internal agency data collections:
- DoD (R-1 w/ Descriptive Summaries, DROLS),
- HHS (CRISP), NASA (507 System), DOE (PADS),
- NSF (Mainframe), EPA (Awards System), DOD (Internal Files), USDA (CRIS), etc.

*The right people; the right time; the right focus*

---

**ESC**

The concept of an abstract product focus

- The electronics industry is too broad and diverse to be encompassed by a single strategic plan or vision
- By picking a class of products on which to focus, one can develop a workable plan for infrastructure, policy, and research that supports the product class, with priorities and action items for government and the private sector
- The government does not actually build the products, which are only an abstraction used for planning purposes
- Industry builds products, with their own funds, on the infrastructure developed and within the policy envelope of the planned initiative
- Moreover, the initiative is expected to have benefit beyond the selected focus area

*The right people; the right time; the right focus*
We have a vision for a focused Electronics Manufacturing Initiative

- Focus on electronic information products for the information highway—the National Electronics Manufacturing Initiative (NEMI).
- Government would provide support for enabling technology and infrastructure.
- Can deploy some existing government resources in FY94/95 (such as ATP or TRP) if the industry becomes enthusiastic and if a good plan is developed. On track to impact FY96 budget cycle.
Led by Vice President Gore, the United States is embarking on an aggressive program to network the nation with 21st-century information “superhighways.” What hardware and software will connect to these information highways and which nation will make them?

The right people; the right time; the right focus

Attributes of Electronic Information Products that will drive technology decisions over the next decade

Delivers multiple information services to people

- User interface centered

Connected to international-scale information infrastructures

- Green life cycle
- Low cost, highly reliable

Ubiquitous, huge but differentiated markets

Often mobile, portable, lightweight

The right people; the right time; the right focus
Focusing on make-a-difference
R&D investments

Microelectronics, human interface technology (flat panel displays, speech/
handwriting recognition), low-cost packaging, mass data memory, power
management, precision mechanical parts and assembly, microelectromechanical
systems, design and manufacturing technology for mass customization,
computer-aided everything, communication channel technology, wireless
communication, advanced electronic materials, environmentally-friendly life
cycle, low-profile imaging, software...

Delivers multiple information services to people
- User interface centered
- Connected to international-scale information infrastructures
- Green life cycle
- Low cost, highly reliable
- Ubiquitous, differentiated markets
- Often mobile, portable, lightweight, etc...
electronic information products for the information networks

Policy issues will be overseen by the
National Economic Council and the
Office of Science & Technology Policy,
e.g.,

- USG procurement
- Environmental regulation
- International technology transfer
  - Technology-for-technology initiative
  - U.S.-Japan technology framework negotiations
- Federal-States cooperative efforts
- Trade
  - Export promotion
  - Export control
- Facilitating Standards
- Labor issues specific to high-tech manufacturing
- SBIR increase and its relationship to Administration initiatives
- Intellectual property issues
- Infrastructure, such as NII or manufacturing extension services

The right people; the right time; the right focus
Government as consumer can accelerate development

Examples where the Federal government could be an early customer:

- Very low cost electronic tutors/assistants for accelerating education and training
- Distributed environmental sensor networks
- Systems of sensors and actuators for Federal building energy savings
- Smart National health cards
- Hand-held Military Information Associates

The right people; the right time; the right focus

Draft schedule to turn the vision into a plan

The right people; the right time; the right focus
Long-Range ESC Goal

When any business, anywhere in the world, confronts a decision on where to locate, be it for research, design, manufacturing, or service, the clear choice is the USA because we have both the best environment for business and the best environment for life.

This will result in Jobs, Competitiveness, and Public Good.

The right people; the right time; the right focus

The ESC needs feedback

- Please send your comments to the Electronics Subcommittee, c/o ARPA/ESTO, 3701 N. Fairfax Drive, Arlington, VA 22203; or electronic mail: ESC@ARPA.MIL

The right people; the right time; the right focus
The right people; the right time; the right focus

ESC

Visited or invited to participate in the NEMI Framework Process

Leading large and small companies intimately connected with the electronics industry:

Apple Computer Inc.        National Semiconductor
AT&T                        Philips Corporation
Compaq Computer Inc.        Silicon Graphics
Critical Technology Institute/RAND  Texas Instruments
Digital Equipment Corporation  Westinghouse
Intel Corporation
IBM
Microsoft Corporation
Motorola

The right people; the right time; the right focus
Why the Federal Government is concerned with Electronics

- Competitiveness in electronics manufacturing is critical to the Nation
  - Largest U.S. manufacturing sector with 2.4 million American workers
  - Upstream of many key industries, e.g., computer, telecom, auto
  - Essential to National security
- There are major competitiveness issues facing the U.S. Electronics industry
  - Consistent bilateral trade deficit with Japan of $20B
  - 20% of total U.S. global trade deficit
  - U.S. global market and manufacturing shares dropping
  - New business challenges loom, e.g., green life cycle constraints, exploding capital equipment costs, shrinking product lifetimes, increased corporate networking
  - New technology challenges loom, e.g., new technology drivers
- Government must work with the private sector to facilitate long-term U.S. leadership and economic competitiveness in Electronics
  - The government has a role, whether it means to or not, through infrastructure, regulation, tax and trade policy, R&D investment, etc.
  - The ESC believes that the government can have a constructive role on competitiveness by
    - working in partnership with the private sector
    - investing in R&D and infrastructure
    - addressing policy issues
  ref. AEA

Electronics is Important to the Nation

- Electronics Industry was the largest industrial employer with 2,400,000 jobs in 1991
- It is the largest and the fastest growing U.S. manufacturing industry, projected to reach 25% of all U.S. manufacturing in 1995
- Electronics is key to competitiveness in other sectors such as Computer, Consumer, Telecom, Automotive, Aerospace, Chemical Process, and Medical

World electronic products and services market

<table>
<thead>
<tr>
<th></th>
<th>1990</th>
<th>2000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Billions</td>
<td>$1,000</td>
<td>$2,000</td>
</tr>
</tbody>
</table>

Automotive electronic content

<table>
<thead>
<tr>
<th></th>
<th>1987</th>
<th>1995</th>
</tr>
</thead>
<tbody>
<tr>
<td>Billions</td>
<td>$1,000</td>
<td>$2,000</td>
</tr>
</tbody>
</table>

Sources: SEMATECH, NAC, ESC, AEA, Dallas Morning News

The right people; the right time; the right focus

rev 5/2/94, compact
We imposed a criterion of pervasive impact

Some of the Industries that Electronics impacts:
- Computer
- Telecommunications
- Education
- Automotive
- Entertainment
- Industrial Control (e.g., for Food and Chemicals, Buildings)

An electronics initiative should matter to and be engaged with a number of these customers. It must make a difference beyond just the electronics industry.

An Administration initiative should also be larger than what a single agency or the private sector can accomplish alone.

The right people; the right time; the right focus

Focus the Tech Base on Customer Industries

The right people; the right time; the right focus
Discontinuities that will affect competitiveness in the information age

- There will be a revolutionary increase in information connectivity. For example, the wiring of the nation with cable and optical fiber and the work on HDTV are harbingers of these changes.

- There will be a revolutionary increase in mobile information services. For example, the explosion in cellular telephone usage and FCC actions on PCS (Personal Communication Systems) spectrum foreshadow even greater changes to come.

- There will be a revolution in innovation. Information devices are being redefined and resculpted in new and creative forms. Scanners are merging with photocopiers, cellular fax modems are being incorporated in portable computers, advanced automobiles are 30% electronics, TV is merging with personal computers, and new devices, such as the personal digital assistant, are coming on the market.

- There will be increasing emphasis on green manufacturing and life-cycle environmental considerations, including cradle-to-grave product management.

- Components are getting smaller and more sophisticated while demands for quality and low cost are increasing, making automated assembly more desirable than low-cost manual assembly.

Discontinuities, continued

- Customers are demanding more integrated products while companies are doing more outsourcing and networking. With more interfaces among companies, government effects on the business environment are even more important.

- Consumer electronics products are becoming technology drivers, often containing, and being manufactured with, the most sophisticated technologies.

- Developing countries will leap into new and modern infrastructures that will use advanced devices.

- Product development times and lifetimes continue to decrease as capital equipment costs explode. Risks increase.

Discontinuities provide the opportunity for make-a-difference investments

The right people; the right time; the right focus
We have a vision for a focused Electronics Manufacturing Initiative

- Focus on electronic information products for the information highway
  - Will be a market and technology driver for electronics manufacturing over the next decade
  - Support Clinton Administration priorities, not only the National Information Infrastructure (NII), but also, potentially, the clean car, health care, and education.
  - Encompasses many of the technologies critical to success in all areas of electronics, e.g., packaging, semiconductors, displays, precision assembly, manufacturing, environmentally-conscious electronics manufacturing techniques; design for cradle-to-grave, batteries, robotics

- Government would provide support for enabling technology and infrastructure
  - Basic technology R&D. High risk investments for fundamental change.
  - Investments whose benefits private investors cannot hope to appropriate, but that a nation can.
  - Investments that serve a public need.
  - Technology deployment and extension services. Benchmarking.
  - Workforce education and training.
  - Mission-specific prototyping and procurement. (Defense, Education, Environment, etc.)

- Can deploy some existing government resources in FY94/95 (such as ATP or TRP) if the industry becomes enthusiastic and if a good plan is developed. On track to impact FY96 budget cycle.

The right people; the right time; the right focus

Said another way, the Electronic Information Vehicles for the Information Highway Initiative would be

- The basic product and process technologies
- Ranging from the fundamental to the applied
- For creating future world-class Electronic Information Products for the Information Highway
- Within a customer context supplied by nationally important industry clusters
- Consistent with key public goods such as education, health, environmental consciousness, and national security
- With government investments that can make a difference over the long term
- In partnership with the private sector

The right people; the right time; the right focus
Marshall Andrews, ITRI
The Automotive, Steel and Aerospace Industries Combined!
U.S. PWB and Assembly Industry

PWB Manufacturing
- 5.9 Billion in Sales Annually
- Over 100,000 Jobs, Including Those of Industry Suppliers

Including PWB Assembly
- 12 Billion in Sales Annually
- 200,000 Jobs in U.S.
PWBs

$20 Billion World Market

$40 Billion World Market

1993

2000

PWB Assembly Market

$15 Billion World Market

$30 Billion World Market

As of 1992
"Electronics will be one of the highest growth industries in the world in the next two decades."

Advanced Manufacturing Technology Initiative—U.S. Electronics Industry Priorities
American Electronics Association • August 1993

"The U.S. must regain its competitive edge in a number of other strategic electronic system elements and their related material and equipment technologies, if it is to become the world leader in the electronics manufacturing industry."

Advanced Manufacturing Technology Initiative—U.S. Electronics Industry Priorities
American Electronics Association • August 1993
Six electronic system elements are widely recognized for having the greatest impact on the U.S. electronics industry.
(In order of priority:)

1. Integrated Circuits
2. Printed Wiring Boards (PWB) and Multichip Module (MCM) Substrates
3. Liquid Crystal, Flat Panel Displays
4. Semiconductor Packaging Technology
5. Printed Wiring and Substrate (MCM) Assembly Technology
6. High Density Batteries

Advanced Manufacturing Technology Initiative—U.S. Electronics Industry Priorities
American Electronics Association • August 1993

Electronic Components

<table>
<thead>
<tr>
<th>Technology</th>
<th>U.S. Position:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Strong</td>
</tr>
<tr>
<td>Microelectronics</td>
<td></td>
</tr>
<tr>
<td>Electronic Controls</td>
<td>•</td>
</tr>
<tr>
<td>Optoelectronic Components</td>
<td></td>
</tr>
<tr>
<td><strong>Electronics Packaging &amp; Interconnections</strong></td>
<td></td>
</tr>
<tr>
<td>Displays</td>
<td></td>
</tr>
<tr>
<td>Hardcopy Technology</td>
<td></td>
</tr>
<tr>
<td>Information Storage</td>
<td>•</td>
</tr>
</tbody>
</table>

* U.S. Industry is no longer a factor or is not likely to have a presence in the next five years. It will take considerable effort or a major change in technology for the U.S. to become competitive.
U.S. PWB Industry

Trends in Industry Structure

90% of Independent PWB Manufacturers have annual sales of < $10 Million.

Low margins make capital investments difficult. Expenditure on R & D assumed to be decreasing with the trend toward outsourcing by OEMs.

Who will do the R & D necessary to regain competitiveness of this critical U.S. Industry?
Printed Wiring Boards & Printed Wiring Assembly

Critical Technology for the United States

- PWBs and PWBAs are pervasive in electronics— not much you can do electronically without the PWB.
- Provide the interconnection between advanced ICs and humans.
- Multi-use technology is a major component of most electronic systems: computers, communications, automotive, military, industrial and consumer.
- Coming up on the screen as a major showstopper and critical technology for U.S. electronics industry.

Competitive Requirements

- PWB and PWBA Research and Development to find less costly ways to make interconnection products
- U.S. Leadership in Supporting Infrastructure Industries and Technologies
  - PWB Fabrication Materials
  - PWBA Assembly Materials
  - MCM Substrate Materials
  - PWBA Assembly Equipment
  - PWB Fabrication Equipment
  - PWB Test and Inspection Equipment
- Volume Manufacturing Capability

Competitive U.S. PWB and PWBA Industry
Premise

The U.S. must be a leader in PWB and PWBA technology and production, in order to be competitive in the world market for electronic systems.

*Japan recognizes PWBs and PWBA as critical technology and has, and is continuing to invest.*

Manufacturers, suppliers, users and government must team if the U.S. is to regain competitiveness in this critical technology.
ITRI MISSION

To enable revolutionary innovation and solutions for future requirements through improvement of existing technology, and development of advanced technology in manufacturing, materials and processes required to ensure a world class U.S.-based manufacturing capability for PWBs and PWB assembly that is environmentally responsible and cost effective.

WHY ITRI?

- Unifying force for a fragmented industry providing a management structure which ensures all viewpoints are represented

- U.S. Jobs

- PWB is the heart and soul of electronic products
**WHY ITRI?**

- The current system and method of industry R & D is inefficient.
- Allows industry and government to leverage R & D expenditures—cost effective R & D in a low margin, but critical industry.
- Valuable, proven approach to regain competitiveness.
- Tremendous possibilities if we can get several layers of supply chain in the industry working together.

---

**Vision of Success**

U.S. PWB and PWB assembly industries become net exporters.

Globally competitive, environmentally benign technological leadership for the U.S. in interconnection products.
FOCUS
Fostering partnerships among U.S. manufacturers, suppliers, customers and government to make a quantum leap in providing a cost effective interconnection module (assembled board).

For Today and Tomorrow!

GOALS
- Develop environmentally benign manufacturing, materials and processes.
- Seek significant reduction in the total cost per square foot of interconnect systems.
- Develop manufacturing, materials, and processes necessary for high-volume production of high-yield, low-cost MCM-L.
- Develop methods that prove performance for advanced technology products/methods by which industry source materials do not require inspection and testing upon receipt.
GOALS

- Improve performance of materials in their intended usage environments.
- Develop/define alternative materials to improve selected performance measures beyond the capabilities of those currently in use.
- Improve methods by which quality of process materials is determined.
- Improve current materials processing methods and operations to reduce cost, eliminate waste, and improve quality.

GOALS

- Define/develop alternative materials processing methods and operations.
- Transfer new technology to manufacturers through IPC and other appropriate means.
- Achievement of other priorities identified in the Technology Roadmap for the Future of the Electronic Interconnection Industry.
**ITRI Objectives**

- Regain Technological Leadership from Japan
- Regain Tactical Leadership from the Rest of Asia
- Viable, Competitive U.S. Industry
- Results Dissemination/Technology Transfer (Broad)
- Standards and Benchmarks
- World Class Quality

**Approaches**

**Strategic**
The industry roadmap is the guiding force—all suppliers take integrated approach to change.

**Operational**
Change the way we do things to improve quality and reduce cost.

**Tactical**
Fabricators drive evolutionary change in existing technology—lower risk, quicker results

**Revolutionary**
Radical new approach—alternative materials or conceptually different process
High risk, long lead time—beyond scope of single company
**ITRI Philosophy**

- Industry-led, public/private partnership
- Non-profit, non-manufacturing, virtual organization
- Consortium to administer funds for pre-competitive R&D
- Work closely with others—cooperation, not competition—whole supply chain involved
- PWB, flexible circuits and PWB assembly technology
- Work prioritized by industry technology roadmap
- Broad industry commitment and support—participation *open* to all interested U.S. companies

**ITRI Approach**

- Phased approach based on prioritized needs with flexibility to take advantage of unforecasted opportunities—IPC Technology Roadmap
- Technical Council and Science Advisory Board
  - Evaluate needs and proposals
  - Organize workshops/project teams
  - Substantiate and recommend proposals for grant awards
• Project Teams

- Develop project mission, define work plan, specify outcome and document work
- Once formed, teams control additions to the team and work effort
- Project management
- Majority U.S. owned
- Major R & D resources in the U.S.
- Committed to making the required financial contribution in cash or in kind

ITRI

Approach

ITRI

Operating Structure

Consortium Members, Government Representatives, CEO, IPC Representatives (15 people)
Small Administrative Staff (3 people)
Industry, Academia, Military Representatives, plus CTO of ITRI—Emphasis on Good Science

Skunkworks
Multiple Projects

PT Leadership: Each headed by a council member or consortium member company.
PT Membership: Any member company contributing to the project.
ITRI Project Selection Criteria

- Relative Criticality of Need—Fits the Roadmap
- Size of Gap between Current and Required Performance
- Time Needed to Achieve Results
- Environmental Impact
- Technical Merit of the Approach
- Solutions are Cross-Disciplinary

Where do projects come from?

- IPC Industry Technology Roadmap
- IPC Technical Committees
- ITRI Members
- Academia and Government
- Non-ITRI Members in Industry
- Other Groups
Vertically Integrated Approach

IC MFRS

PWB Users
- Commercial
- Military

End User Systems with World Class Quality Electronic Components.

PWB Assembly

Manufacturing Process Improvements.

PWB Manufacturers

Provide Controllable, Cost Effective, Environmentally Benign Materials & Equipment.

PWB Suppliers Infrastructure

ITRI Deliverables

- Legal structure for sharing—antitrust protection under National Cooperative Research Act
- Development of common needs of the industry
- Survival/growth a key segment of the U.S. electronics industry
- Solutions to industry problems—today and tomorrow
- Opportunity for consortia project participation/leadership
- Reduced costs in manufacturing
- Reduced cost, higher ROI on industry R & D
**ITRI Deliverables**

- Information on ongoing ITRI projects—quarterly progress reports and final technical report for each ITRI project/program
- Workshops for developing detailed work statements for each project—allowing for participation by any member
- Right of first refusal for all new equipment, materials and processes to member companies
- Opportunity for active role in industry benchmarking activities

---

**Critical Mass**

- Company Commitment to Participate—Three Years
- Government Commitment to Partnership
- CEO and CTO Selected
- IPC Committed Initial Funding Necessary to Create Critical Mass
## ITRI Funding

### Membership Fee

<table>
<thead>
<tr>
<th>Sales</th>
<th>Contributions</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;$5 MM</td>
<td>$1,000</td>
</tr>
<tr>
<td>$5 – 10 MM</td>
<td>$2,500</td>
</tr>
<tr>
<td>$10 – 50 MM</td>
<td>$5,000</td>
</tr>
<tr>
<td>&gt;$50 MM</td>
<td>$10,000</td>
</tr>
</tbody>
</table>

**Covers Overhead and Administration**

Private or Joint Government/Private Funding of Individual Consortium Projects/Programs
MICHAEL SCHEN, NIST
TECHNOLOGY PARTNERSHIPS WITH NIST

Michael A. Schen
Materials Science and Engineering Laboratory
National Institute of Standards and Technology
Gaithersburg, MD 20899

for the

Workshop on
Materials Metrology and Data for Commercial Electrical and
Optical Packaging and Interconnection Technologies
Hilton Hotel, Gaithersburg MD
May 6, 1994

NIST R&D PROGRAM IN ELECTRONIC PACKAGING AND INTERCONNECTION MATERIALS

• May 1990 Workshop crystallized NIST R&D planning for expanded program in electronic packaging and interconnection.

• Focus on metrology for measurements of properties of materials and materials structures.
  • Well aligned with NIST’s historic role
  • Supports oft-neglected national infrastructure
  • Generic precompetitive nature
  • Broadly applicable across the industry

• Supplements Prior Efforts in Design and Manufacturability of Packaging Systems (Thermal Control, Wire Bonding, Hermeticity, Electromigration)
NIST R&D PROGRAM

- Program Focus:
  packaging issues at and above the chip level

- Program Scope:
  processing, inspection methods, properties data, performance measurements,
  and improved materials and tests for... substrates, encapsulants, adhesives,
  solders, conductors, and interconnects

- Program Goals:
  develop techniques and procedures for making in-situ measurements on
  materials and structures having micrometer and sub-micrometer dimensions
  quantify and record the divergence of material properties from their bulk values
  as dimensions are reduced and structures are confined
  standardize measurements on materials and material structures
  disseminate materials properties data in a form that can be used by the
  microelectronics industry

PROJECTS IN PACKAGING AND INTERCONNECTION

Computerized Information Exchange via STEP, Joe Carpenter (301.975.6397)
developing and implementing standards for the computerized exchange of digital data consistent with the
International Organization for Standardization (ISO) program called STEP (STandard for the Exchange of
Product data modell for electronic packaging materials

Micromechanical Measurements, David Read (303.497.3853)
developing micromechanical measurement techniques for the measurement of elastic modulus, yield and
ultimate strength, and elongation to failure of metal thin films and developing experimental mechanics
techniques to verify analytical predictions by direct observation of local displacements, strains and
stresses

Dimensional Stability of Polymers, Michael Schen (301.975.6741)
joint development of measurement techniques, protocols, and standard reference materials with
electronics packaging materials suppliers and users for coefficient of thermal expansion (CTE) and
dimensional change due to absorption of moisture

Cure Monitoring in Electronic Packaging, Tom Davis (301.975.6728)
developing means of assessing performance of polymer precursors and layers by developing methods of
measuring the conversion of polymer precursors to final layers and developing methods for measuring
influence of cure on polymer properties most significant to electrical performance and interfacial integrity

Polymer Process Monitoring, Fred Mopsik (301.975.6747)
developing dielectric and capacitance methodologies for polymers as processing and inspection methods,
for properties data, performance measurements and improved materials for the substrates, encapsulants,
and conductors used in electronic packaging and interconnects
PROJECTS (continued)

Mechanism of Adhesion of Polymers, Wen-Li Wu (301.975.6839)
developing a fundamental understanding of the parameters important in interface debonding and the role of environmental agents, such as water, on the interfacial stability of thin polymer films used in packaging on an Angstrom scale using neutron and x-ray reflectivity.

Self-Reinforced Packaging Composites, Barry Bauer (301.975.6849)
developing and applying concepts in advanced interpenetrating polymer networks to the synthesis and characterization of self-reinforced polymeric resins with improved thermal, mechanical, and dimensional control.

Electromagnetic Characterization of Electronic Interconnects, Roger Marks (303.497.3037)
developing methods to electrically characterize interconnections by measuring very high frequency (GHz) transmission line properties, impedances, and scattering parameters using microwave instrumentation and seeks to define the fundamental parameters and procedures for conducting accurate measurements.

Solderability Measurements and Optimization, John Manning (301.975.6157)
developing new measurement techniques for solderability based on improved understanding of surface wettability and reactions at solder-substrate interfaces leading to new accelerated tests for determining component solderability after tinning.

Lead-free Solders, Carol Handwerker (301.975.6158)
developing tools for understanding and evaluating solderability, determining phase diagrams, and measuring the mechanical properties of environmentally safe alternatives for lead-based solder alloys in conjunction with the National Center for Manufacturing Sciences (NCMS).

NIST Proposal: THE ADVANCED PACKAGING AND INTERCONNECTION MATERIALS METROLOGY FORUM

- A NIST-wide forum for building industry collaborations and broadly leveraging NIST results within the U.S. electronic packaging and interconnection and material supplier industries.
- Help bridge the gap between material suppliers and microelectronic device manufacturers and users.
- Focus on improvements in materials measurement science and data quality / availability to support goals in commercial microelectronic packaging established by U.S. industry.
- Vehicle for accelerating development, standardization, and implementation of improved metrology.
- Utilize CRADAs to protect intellectual property and assign rights.
JOHN GUDAS, NIST
THE FEDERAL ROLE IN TECHNOLOGY

• How is the government investing in science and technology?
  – Total U.S. R&D > $150 B / year
  – Federal government provides 45% of the funds for U.S. R&D
    » 60% for defense, mostly weapons system development
    » 15% for health
    » 0.5% for industrial development

• What has changed?
  – Global competition has accelerated the rate of innovation and
    challenged U.S. industry
  – Post Cold War ⇒ opportunity to refine our technology
    investment strategy
THE FEDERAL ROLE IN TECHNOLOGY

• How is the government responding to change?
  – Invest in civilian technology
  – Drive defense toward a dual-use technology base
  – Transfer technology from government labs
  – Continue commitment to basic science

NIST MISSION

• To promote U.S. economic growth by working with industry to develop and apply technology, measurements, and standards.
NIST OUTYEAR SUMMARY

President's Plan

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MEP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Const.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NIST Labs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ATP MISSION

- Stimulate U.S. economic growth by developing high-risk and enabling technologies through programs proposed and cost shared by industry
BASIC CHARACTERISTICS

• Unique mission focus - high-risk enabling technology development to stimulate U.S. economic growth

• Partnership with industry - industry conceives and proposes ideas, executes and cost-shares projects; ATP applies selection criteria

• Focused and general competitions - for depth and breadth

• Competitive selection process - technical and business reviews

• Sunset provisions - for both programs and projects

• Performance metrics - for both process and programs

ATP BUDGET PROFILE

* Based on "A Vision of Change for America," President Clinton's Economic Plan - February 17, 1993
ATP ELIGIBILITY

• Individual companies
  – No more than 3 years
  – Up to $2M total
  – NIST pays only direct costs

• Joint ventures
  – No more than 5 years
  – No limit on award amount
  – NIST share less than 50%

• No direct funding to universities, government agencies or non-profit independent research institutes

SELECTION PROCESS MANAGEMENT

[Diagram showing the selection process with officials and panels, including groups like Technical Experts and Business Experts]
ATP PROJECT SELECTION PROCESS

ABBREVIATED PROPOSALS (if used)

TECHNICAL AND BUSINESS REVIEW

Yes / No RECOMMENDATION

FULL PROPOSALS

SCREENING

TECHNICAL AND BUSINESS REVIEW

TECHNICAL
• Quality / Innovativeness
• Technical Risk / Feasibility
• Coherency of Plan
• Systems Integration
• Broad Impact on Tech. Base

BUSINESS
• Broad-based Economic Benefits
• Commercialization Plans
• Commitment / Organizational Structure

• Experience / Qualifications

SEMFINALISTS IDENTIFIED
• Oral Review
• Site Visit (Optional)

FINAL SELECTION
• Rank Order of Proposals
• Balanced Program

Cooperative Agreement
Value-added Project Management

Debriefing
INTELLECTUAL PROPERTY PROVISIONS

- Companies incorporated in the U.S. keep intellectual property rights

- Companies can license

- Government reserves the right to a royalty-free non-exclusive license for government use
  - Non-disclosure (trade secrets protected)
  - Government rights rarely invoked

FOREIGN COMPANY PARTICIPATION

- Project must result in economic benefits to the U.S.
  - R&D and manufacturing in the U.S.
  - Increase U.S. employment
  - Promote U.S. supplier infrastructure
  - U.S. - owned companies also must meet these requirements

- Country of origin must grant opportunities to U.S. - owned companies comparable to any other company in that country and protect intellectual property

- PL 102-245 authorizes suspension of award if criteria no longer satisfied
FOUR GENERAL COMPETITIONS

ATP STATISTICS

Proposals Submitted 912
Participating Organizations* 1352
Total ATP Funding Requested $1.5 B
Total Estimated Cost-Share $1.5 B

Number of Awards 89
(Joint Ventures) (23)
(Single Applicants) (66)
Participating Organizations* 200
Total ATP Funds Committed $247 M
Total Estimated Cost-Sharing $268 M
Award Size - - Range (ATP Funds) $500 K - $20 M

* Excludes Subcontractors

ATP TECHNOLOGY AREAS

• Machine Tools
• Image Recognition & Processing
• Semiconductor Processing
• Genetic & Tissue Engineering
• Flat Panel Displays
• Lasers, Optics & Electro-optics
• High Performance Computers
• Optical Communications
• Ceramics, Composites, & Polymers
• Automated Mfg. & Robotics
• Motor Vehicle Assembly
• Plastic Recycling
• Superconductors
• Energy Conservation & Distribution
• X-ray Lithography & Optics
• Optical & Magnetic Storage
• Printed Wiring Boards
• Illumination
FOUR GENERAL COMPETITIONS

TECHNOLOGIES FUNDED BY ATP
AS A PERCENT OF $247 M AWARDED

- Energy & Environment 6%
- Chemicals & Chemical Processing 3%
- Biotech 12%
- Materials 13%
- Computing, Information & Communications 16%
- Manufacturing 17%
- Electronics 33%

$247 MILLION OF ATP FUNDS AWARDED
BY TYPE OF ORGANIZATION

- Non-Profit Organizations ($3 Million) 1%
- Single Applicants ($106 Million) 43%
- Med./Large Businesses ($36 Million) 15%
- Small Businesses ($67 Million) 27%
- Joint Ventures ($141 Million) 57%
FOUR GENERAL COMPETITIONS

ATP 89 Awardees
By Type of Organization

- Small Business: 48% (43 Companies)
- Med./Large Business & Non-Profits: 26% (23 Organizations)
- Joint Ventures: 26% (23 Ventures, including 9% Small Businesses)

Diagram:

ADVANCED TECHNOLOGY PROGRAM

- Program A
  - General Competitions
    - Program Competition A1
      - Funded Projects
    - Program Competition A2
      - Funded Projects
  - Program B
    - Program Competition A3
      - Funded Projects
    - Program Competition A4
      - Program A4
    - Program B4
      - Program B4
CRITERIA FOR ATP PROGRAM SELECTION

1. Potential U.S. economic benefit
2. Good technical ideas
3. Strong industry commitment
4. Opportunity for ATP funding to make a major difference
PROGRAM IDEAS RECEIVED
(Through February 1994)

- 550 submissions - ideas still coming in

<table>
<thead>
<tr>
<th>Category</th>
<th>FY 1994</th>
<th>FY 1993</th>
</tr>
</thead>
<tbody>
<tr>
<td>Biotechnology</td>
<td>51</td>
<td>Chemical</td>
</tr>
<tr>
<td>Communications</td>
<td>31</td>
<td>Construction</td>
</tr>
<tr>
<td>Electronics</td>
<td>64</td>
<td>Energy</td>
</tr>
<tr>
<td>Environment</td>
<td>25</td>
<td>Food</td>
</tr>
<tr>
<td>Instrumentation</td>
<td>10</td>
<td>Manufacturing</td>
</tr>
<tr>
<td>Mass Storage</td>
<td>7</td>
<td>Materials</td>
</tr>
<tr>
<td>Optics</td>
<td>15</td>
<td>Packaging</td>
</tr>
<tr>
<td>Services</td>
<td>14</td>
<td>Software</td>
</tr>
<tr>
<td>Transportation</td>
<td>29</td>
<td>Other</td>
</tr>
</tbody>
</table>

FY 1994 FOCUSED PROGRAMS

- 94-02 Manufacturing Composites Structures
- 94-03 Computer-integrated Manufacturing for Electronics
- 94-04 Healthcare Information Infrastructure
- 94-05 Tools for DNA Disgnostics
- 94-06 Component-based Software
ATP MEASURES OF SUCCESS

Longer Term Measures:

• Rates of Return on Investment (Private, Public, and Social)
• Aggregate Employment Effects
• Sales and Value added
• Manufacturing Costs / Product Quality / Time to Market
• Market Share (U.S. and International)
• New Industry Creation
• Multiple-Use Technology Creation

Contacts:

ADVANCED TECHNOLOGY PROGRAM

email: atp@micf.nist.gov
Telephone: 1-800-ATP-FUND
(1-800-287-3863)
Facsimile: (301) 926-9524
Nicholas Naclerio, ARPA
March 29, 1994

Enhancing the Competitiveness of U.S. Electronic Packaging Industries

1. Introduction

On October 29, 1993, President Clinton requested the National Economic Council (NEC) and the National Security Council (NSC) to develop a strategy to improve the competitiveness of the electronic packaging industries in the United States. To undertake this effort, the NEC and NSC coordinated an interagency initiative involving the Departments of Defense, Commerce, and Energy; National Aeronautics and Space Administration (NASA); the U.S. Trade Representative; the Office of Management and Budget; the Council of Economic Advisors; and the Office of Science and Technology Policy. This paper represents the first step in articulating a national vision and an action plan for electronic packaging.

2. Packaging Technology and its Role in the Electronics Industry

Electronic packaging is the science and art of establishing interconnections and a suitable operating environment for electronic circuits. A package generally contains a number of circuit components combined into a functional unit or module. The four major functions of the package are:

- Circuit protection
- Signal distribution
- Power distribution
- Thermal management

Circuit protection involves mechanical support and protection from physical damage as well as protection from environmental hazards such as moisture, contaminants, or ionizing radiation. Signal distribution involves creating well-characterized electrical connections between various components in a module and providing interfaces to the next level of assembly. Power distribution involves the distribution and conditioning of the electrical current necessary for the integrated circuits (ICs) to function. Thermal management is necessary to remove heat generated by the electronic components so that they stay within an allowable temperature range.

Electronic packaging is a critical element of a competitive electronics industry. All electronic systems use some type of electronic packaging. For high end systems such as supercomputers and mainframes, packaging is a primary determinant of performance; for compact, portable electronics, it is a primary determinant of size and weight; and for almost all electronic systems, it is a primary determinant of reliability. The assembly of a complete system generally involves several levels of packaging. This report focuses primarily on the first-level of packaging, the enclosures protecting individual integrated circuits and other electronic components. Subsequent levels of packaging provide interconnections among the IC modules and may involve printed circuit boards (PCBs), card cages, backplanes, and cabling. For the remainder of this report, semiconductor packages and electronic packaging will be used interchangeably to refer to first-level packaging.

Semiconductor packages are fabricated out of a number of different materials, primarily plastic, ceramic, and metal. Metal packages are primarily used for discrete transistors and small integrated circuits requiring only a few leads. They are also used for military hybrids and some high frequency applications where the metal package provides electromagnetic shielding for the device. The complexity of passing leads through the conducting metal body of the package without shorting makes extendibility to higher lead counts difficult.

Ceramic packages are typically used for applications requiring high reliability, high thermal dissipation, or operation in harsh environments. Examples include defense and space systems, leading edge microprocessors, and some industrial electronics. They are generally manufactured by a supplier, who provides the completed packages to the semiconductor manufacturer or contract assembler for incorporation of the integrated circuit and final sealing. Ceramic packages simplify device reliability since the package does not come in contact with the active surface of the device and, when hermetically sealed, is completely impervious to moisture, air, and ionic contaminants that can harm the IC. The materials used in ceramic packages also offer a high degree of thermal conductivity, making them useful when the IC dissipates more than a few watts or is to be used in a high temperature environment.

Plastic packages are used for nearly all other applications due to their small size and low cost, generally one half to one tenth the cost of comparable ceramic or metal packages. In 1992, approximately 98% of all integrated circuits were packaged in plastic. Plastic packages are usually constructed by injecting a molding compound into a form that already contains the semiconductor device attached to a metal lead frame. Improved materials and processes allow manufacturers to make plastic packages that are only slightly larger than the integrated circuit die and which can be used reliably in most environments. The thermal performance of plastic packages can be enhanced by adding metal heat spreaders or heat sinks, but this decreases their cost advantage over other types of packages.

Most semiconductor packages house a single IC, however, most circuits consist of multiple ICs interconnected on a Printed Wiring Board (PWB). An alternative to integrating a number of Single Chip Modules (SCMs) on a PWB is to integrate a number of "bare" or unpackaged ICs into a single first-level package called a Multi-chip Module (MCM). A slight variation, called chip-on-board, involves attaching the "bare" or minimally protected chips directly to a printed wiring board, eliminating the first-level of packaging altogether. Both approaches yield substantial gains in performance, density, and reliability and are currently being used in high performance systems, compact consumer products, and some military applications. There are several different approaches being used to implement MCMs which evolved from different technology bases. Laminated MCMs (MCM-L) are manufactured using a process derived from PWB manufacture. Deposited thin-film...
MCMs (MCM-D) are manufactured using processes similar to semiconductor manufacturing. Ceramic MCMS (MCM-C) are manufactured using the same process as single-chip multi-layer ceramic packages. All three types of MCM technology are competitive for certain mid-range applications although MCM-L is generally considered the least expensive and MCM-D is generally considered the highest performance and density. MCM-C has advantages for some high power applications and applications requiring hermeticity. Elements of the three approaches are sometimes used in combination to satisfy multiple requirements.

3. Trend in Packaging Technology

While performance, size, cost, and reliability are important for all types of packaging, there are two distinct sectors of the semiconductor packaging market. One is driven primarily by size and cost reduction and the other is driven by performance enhancement. While the two are currently following different technology paths, there is a convergence in their long term trends.

For most semiconductor products, the drivers for semiconductor packaging are smaller, thinner, lighter, and cheaper. These include memory cards, consumer electronics, and portable telecommunications applications. These applications are primarily implemented in single-chip, plastic packages. According to the Semiconductor Industry Association's (SIA's) 1993 technology roadmap for packaging, these applications are likely to migrate to smaller, thinner plastic packages, chip-on-board (COB), and simple multi-chip modules (MCMs). To minimize board or MCM area, bare chips will eventually be attached face down to pads directly beneath them using a process called "flip chip". This eliminates any area or height that would have been taken up by the package or leads and reduces the amount of packaging materials consumed.

At the other end of the product spectrum are high performance microprocessors and Application Specific Integrated Circuits (ASICs). While only a few percent of total IC unit sales, these products are driving higher clock speeds, increased lead counts, and greater power dissipation. To meet the requirements of these important, high margin products, the package must provide shorter, more controlled electrical paths, shorter, more conductive thermal paths, and much greater number of interconnects between ICs. The new Ball Grid Array (BGA) package, offering shorter electrical paths and requiring less board area, will likely be used for many of these applications. Again the SIA roadmap predicts a migration to flip chip, and high performance MCMs throughout the remainder of the decade. Flip-chip allows the maximum number of signal connections because they can cover the entire surface of the chip; it also provides the shortest possible electrical path. MCMs allow the chips to be placed very close together and provide high quality signal routing between chips. The elimination of the single chip packages means that the back of the integrated circuits can be directly contacted for heat removal.

These two discontinuities in the technology evolution may create an opportunity for new players to enter the merchant packaging market. Various estimates place the size of the MCM market at between $800 million and $8 billion by the end of the decade. It should be noted, however, that these new technologies are not likely to completely displace existing packaging approaches for at least the next decade due to the substantial existing capital base.

4. Market Structure and Trends

Semiconductor packaging is done by semiconductor manufacturers or their contract assemblers. In the case of plastic, this means purchasing the molding compound and lead frames, attaching the integrated circuit to the lead frame, and molding the package around the IC and lead frame. In the case of ceramic packages, metal packages, or MCMs; this means purchasing components and assembling them. Large systems companies may also specify and/or purchase single or multi-chip packages, especially when the MCM will incorporate die from multiple suppliers.

In 1993, the worldwide market for all packaging materials rose to $4.9 billion, according to market research firm Rose Associates. The largest segments of the current market (by value) are ceramic packages and the encapsulation resins and lead frames used to make plastic packages. (Because of their higher cost, ceramic package materials make up a larger fraction of total materials sales than their unit volume would suggest.) The following chart shows the growth in materials sales between 1988 and 1993.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ceramic Packaging Materials (CERDIP &amp; Metalized Ceramic Packages)</td>
<td>1,436</td>
<td>1,340</td>
<td>1,560</td>
</tr>
<tr>
<td>Plastic Packages Materials (encapsulation resin &amp; leadframes)</td>
<td>1,540</td>
<td>2,395</td>
<td>3,140</td>
</tr>
<tr>
<td>Other Packaging Materials (bonding wire, seal lids, die attach, headers &amp; cans, hybrid materials, other)</td>
<td>1,232</td>
<td>1,177</td>
<td>1,397</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>$4,208</strong></td>
<td><strong>$4,912</strong></td>
<td><strong>$6,097</strong></td>
</tr>
</tbody>
</table>

Source: Rose Associates

The increase in consumption of materials for plastic packages relative to the other materials categories is due to improvements in plastic package reliability and
performance which have enabled most high volume products to use plastic. The following chart shows the actual and projected volume by package type.

**Worldwide Unit Demand by Package Type**

![Graph showing demand by package type](image)

Shown on a logarithmic scale, the strong growth in plastic packages and Organic/Thin Film MCMs is apparent. The decline in unit volume for ceramic packages is due primarily to the decline in demand for CERDIPs, simple pressed ceramic packages used for certain types of memories and simple military ICs. The loss in sales revenue from CERDIP packages is offset by increased sales of Ceramic Pin Grid Arrays (CPGAs), a much more expensive type of multi-layer ceramic package used for microprocessors and ASICs. CERDIP production facilities are generally not convertible to CPGA production, which requires a multi-layer ceramic process.

There are a number of other materials that are used for all types of electronic packages. They include die attach adhesives, wire bond wire, Tape Automated Bonding (TAB) materials, metal cans, and lids. The markets for these materials range from a few tens of millions of dollars to a few hundreds of millions of dollars. Like the materials for plastic and ceramic packages, the absolute size of the markets for these materials understates their importance to the electronics industry.

**Defense Markets**

The Department of Defense (DoD) and other government agencies are not significant purchasers of packaging materials. Rather, they acquire electronic systems that incorporate and depend upon already packaged integrated circuits. For reliability and reparability, government customers such as DoD and NASA often specify what types of packages their suppliers must use. Historically this has meant hermetic, ceramic packages. A new acquisition strategy being pursued by DoD that is based on best commercial practice will likely result in a mixture of both ceramic and plastic packages in future military systems. The Department of Commerce (DoC) estimated that the value of the ceramic packages purchased by defense suppliers in the U.S. was $107 million in 1992, down 6% from the previous year. This represents less than 9% of the total world market. Since the absolute value of defense purchases is likely to decline in coming years, the defense fraction of the total market is likely to diminish even further.

5. Current State of the U.S. Packaging Industry

To reduce costs, most semiconductor manufacturers have relocated their package assembly operations to low labor-cost regions, particularly in Asia. According to SEMATECH, 79% of assembly by U.S. IC manufacturers is performed offshore by a mix of captive and contract assembly houses. This relocation has probably contributed to the loss of market share by U.S. packaging equipment and materials suppliers. Between 1984 and 1992, U.S. assembly and packaging market share fell to 10% from 12% for materials and to 31% from 39% for equipment. In 1993, there were no U.S. companies in the top ten world suppliers of packaging materials, and only one U.S. equipment supplier was in the top ten.

The relatively low priority placed on packaging is probably a reflection of the markets U.S. semiconductor companies have targeted. The majority of all ICs produced by U.S. semiconductor companies go into the computer, telecommunications, and automotive market segments. In these sectors, form factor has not been a primary product differentiator, and for most products performance was not package limited. On the other hand, Japanese semiconductor companies are much more closely tied to the consumer electronics marketplace where cost, size and weight are the primary drivers. As a result, they hold the lead in compact low cost packaging.

At the very high end, where packaging is a performance limiter, the U.S. has maintained technology leadership, although the majority of production is performed by captive suppliers. This captive production is important from the point of view of national competitiveness since it supports substantial R&D, contributes to the strength of lower tier suppliers, and represents substantial technical know-how. For example, the DoC found that in 1992, captive production of ceramic packages represented roughly 87% of domestic production value ($431 million of $498 million), which in turn represents roughly 30% of global production value. Captive producers support over half of all commercially funded R&D. Total domestic production
represents 41% of domestic consumption. On a unit basis, however, total domestic production of ceramic packages is small compared to Japanese production levels.

The merchant market for ceramic packages is currently dominated by four Japanese companies. In 1992, Kyocera, NTK, Shinko, and Sumitomo supplied approximately 92% of the world-wide merchant market, with Kyocera alone providing over 56%. Furthermore, the DoC found that U.S. merchant producers are heavily dependent upon foreign suppliers for raw materials and manufacturing equipment. According to the DoC report “domestic customers rate Japanese suppliers to be superior on a wide range of competitive factors including breadth of product line, historical performance, quality, and service.” Between 1988 and 1992, U.S. merchant vendors increased their aggregate market share to 7% from 4%. This increase in market share was due to increased sales of multi-layer ceramic packages.

Market share for plastic packages is slightly more complex since the packages are not purchased as discrete components, but rather formed by the semiconductor manufacturer or contract assembler from materials usually purchased from suppliers. The two main elements of a plastic package are a metal lead frame, which is stamped or etched by the supplier into a particular pattern for each IC type, and an epoxy resin molding compound. The merchant markets for lead frames and plastic molding compounds are also dominated by Japanese suppliers. The top two molding compound suppliers are Japanese and do not produce any product in America. According to SEMATECH, the total market share of U.S. based suppliers fell to 15% in 1992 from 20% in 1989. During the same period, U.S. suppliers' market share for lead frames increased to 15% from 11%. The top five suppliers of lead frames are all Japanese and manufacture all of their product abroad.

Preliminary results from a recent government sponsored study on electronic packaging in Japan, finds the Japanese ahead in 11 of 15 aspects of electronic packaging production, parity in one aspect (wire bond) and a U.S. lead in only three (MCM-D, flip-chip assembly, and design). In two of the 11 areas that Japan leads in volume manufacturing, single and multi-chip ceramics, the U.S. leads in basic technology, but lags in high volume, low cost production capability.

<table>
<thead>
<tr>
<th>Packaging Technology Assessment - United States vs. Japan</th>
<th>Technology</th>
<th>Volume Mfg. Product Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ Single Chip Modules</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>Plastic Modules</td>
<td>U.S.</td>
<td>U.S.</td>
</tr>
<tr>
<td>Ceramic Modules</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Multi-Chip Modules</td>
<td>U.S.</td>
<td>U.S.</td>
</tr>
<tr>
<td>Thin Film (MCM-D)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>Ceramic (MCM-C)</td>
<td>U.S. (High Performance)</td>
<td>Japan</td>
</tr>
<tr>
<td>Laminate (MCM-L)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>Chip-on-Board (COB), Chip-on-Glass (COG)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Chip Assembly</td>
<td>U.S.</td>
<td>U.S.</td>
</tr>
<tr>
<td>Flip-chip</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>TAB</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>Wire Bond</td>
<td>Parity</td>
<td>Parity</td>
</tr>
<tr>
<td>+ Package Assembly (Process, Tools, Density)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Passives, Components</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Printed Wiring Board (PWB)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Flex Circuits</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>Connectors (elastomeric, anisotropic)</td>
<td>Japan</td>
<td>Japan</td>
</tr>
<tr>
<td>+ Design</td>
<td>U.S.</td>
<td>U.S.</td>
</tr>
</tbody>
</table>

Source: Japanese Technology Evaluation Center at Loyola College

Changes in end-product markets mean new requirements for semiconductor packages. The evolution of the computer and telecommunications industries towards portable, hand-held products means that size and weight will become increasingly important. Increases in semiconductor device performance mean that packaging may become a performance limiter for common desktop computers. The combination of these trends means that electronic packaging will increasingly become a product differentiator for mainstream devices produced by U.S. semiconductor companies.

Recent Developments

* A number of new merchant suppliers of advanced packaging solutions have emerged in the U.S. and appear to be winning new business from older packaging
technologies. These companies, primarily focused on MCM-D technologies, are recognized as global technology leaders in this emerging market.

- Less than one year after entering the market, IBM has begun producing commodity CPGA packages and has reported entering into a number of important OEM supplier relationships. Increased internal and external orders have caused IBM to increase production rates from last year.

- SEMATECH, working with SEMI/SEMA T ECH, established a Standardized Supplier Qualification Assessment (SSQA) and a Technology Assessment Protocol (TAP) for ceramic package suppliers. The adoption of these methodologies by the SEMATECH membership will greatly reduce the effort required by companies who wish to become qualified to supply multiple U.S. semiconductor companies with packaging materials. One supplier audit has already been completed and a second is being initiated.

6. Government Support for Packaging Technology R&D

The federal government funds over $150 million of packaging related R&D annually. About three quarters of this money goes directly to the U.S. industry through contracts, grants, and other agreements. The remainder is spent in government laboratories on programs that usually involve industry collaboration. Approximately 85% of these funds go towards projects that are dual use in nature and directly aid the competitiveness of the domestic infrastructure. Many of the projects involve cooperative activities and are cost-shared with industry. Below is a breakdown of the FY94 funds by agency.

<table>
<thead>
<tr>
<th>Agency</th>
<th>FY94 ($M)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DoG/NSF</td>
<td>6</td>
</tr>
<tr>
<td>DoMARPA</td>
<td>112</td>
</tr>
<tr>
<td>DoE</td>
<td>32</td>
</tr>
<tr>
<td>NASA</td>
<td>5</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>$156</strong></td>
</tr>
</tbody>
</table>

The funding is targeted at a range of packaging approaches including single-chip modules, multi-chip modules, and printed circuit boards as well as a range of support technologies such as design tools, assembly equipment, testing, reliability, metrology, and advanced materials. The support technologies are generally independent of packaging approach and materials approach and make up over 40% of the federal investment. Projects range from basic research through application demonstrations in commercial and military systems.

Of the 60% of federal R&D that is invested in specific packaging approaches, roughly two thirds is directed towards performance driven applications. Examples include critical military functions such as automatic target recognition, command and control, and precision strike as well as important commercial applications such as high performance computing, high speed networking, and automatic test equipment. Technologies under development include thin-film multi-chip modules, optical interconnects, 3-D packaging schemes, microwave packaging, and new materials and systems for thermal management. Also under development are new packaging technologies aimed at compact, light weight, low cost solutions for applications such as personal navigation, wireless communications, and hand-held computing. These technologies include low-cost laminates, mixed signal packaging, and adhesive flip-chip. The objective in all of these programs is to develop healthy domestic suppliers who can satisfy both defense and commercial requirements.

7. A National Strategy for Electronic Packaging Technology

Access to leading edge electronic packaging technology is important to the health of the semiconductor and electronics industries in the United States. Changes in end-product markets mean new requirements for semiconductor packages. The evolution of the computer and telecommunications industries towards portable, hand-held products means that size and weight will become increasingly important. Increases in semiconductor device performance mean that packaging may become a performance limiter for common desktop computers. The combination of these trends means that electronic packaging will increasingly become a product differentiator for mainstream devices produced by U.S. semiconductor and electronics companies.

The current state of the domestic electronic packaging industries creates cause for concern. Measured in terms of market share or technological leadership, the U.S. industry lags behind the market leaders in many important areas such as the high volume production of multi-layer ceramic packages, laminate multi-chip modules, and small, thin plastic packages.

The U.S. leads the world in packaging technologies for very high performance systems such as mainframe computers, telecommunications switches, and military systems. As semiconductor device performance increases, high performance packaging will be needed for an increasing number of products ranging from workstation and personal computers to engine controllers and digital high definition television. Substantial public and private investment has led to new technologies that have the potential to address the needs of these new markets. However, without a presence in the high volume, low cost production of current generation packages, the U.S. may have difficulty capitalizing on these new packaging approaches.

Any strategy to strengthen the competitiveness of the U.S. electronic packaging industries must include support and participation from both the packaging industries and the semiconductor industry, the primary customers for the product. The semiconductor industry depends upon the health of its supplier infrastructure. By agreeing to common requirements, setting priorities, and collaboratively investing in the long term health of its supplier base, the semiconductor industry can reduce the suppliers' cost of doing business and benefit from lower prices and more capable suppliers. Government can play a role in facilitating and supporting this process.
The government can support the industry by funding basic research and high risk technology development, as well as cooperating with industry to encourage the formation of industry-led teams to address pre-competitive technology challenges. The federal government is already investing over $150 million annually in electronic packaging R&D.

Government also plays a role as a major customer and beneficiary of advanced packaging technologies. As such, it may need to support the development of certain niche technologies of critical importance to the national defense or other public purposes that lack sufficient market size to sustain private investment. However, in most cases the government’s needs as a customer are best met if they can be integrated with the needs of the rest of the marketplace and served by a healthy domestic industrial base.

Discontinuities taking place in the evolution of packaging technology and an increased focus on packaging by the principle customers present an opportunity for the U.S. to strengthen its competitive position in this important industry. To be successful, a highly focused and coordinated strategy is needed. The following action plan, developed in consultation with the semiconductor and packaging industries represents the first steps of that strategy. The plan builds upon ongoing federal programs, the Department of Commerce’s previous recommendations regarding the ceramic packaging industry, and the Department of Defense’s efforts to foster dual-use technologies and strengthen the national industrial base.

**Action Plan**

- The Administration will establish an interagency specialists’ group to work with industry to develop a set of National R&D priorities and a technical roadmap that will lead to U.S. leadership in electronic packaging. The group will include representatives from the Departments of Commerce, Energy, and Defense, NASA, and the National Science Foundation, and report to the National Economic Council and National Security Council, as necessary. The group will be chaired by a representative of the Advanced Research Projects Agency (ARPA).

- The semiconductor industry, through SEMATECH, should take the lead in addressing near term industry packaging priorities. The government currently supports these activities through 50/50 cost sharing and will work with industry to allocate a portion of SEMATECH’s budget to packaging that is commensurate with its priority to the industry.

- The Administration will support the expansion of the supplier qualification program established by SEMATECH to address all areas of electronic packaging critical to the semiconductor industry. Participation in the program should be open to all domestic suppliers who are sponsored by either a SEMATECH member or a government customer. This will both lower barriers of entry for new domestic suppliers and establish further opportunities for customer/supplier partnerships.

- The Administration will fund a new $30-40 million initiative to stimulate domestic packaging R&D in low cost electronic packaging. This initiative will complement ongoing government programs and seek to enhance U.S. competitiveness in key packaging technologies for high volume markets such as desktop information systems, automotive engine controls, and hand-held electronics. The interagency initiative will be led by ARPA and administered through the Technology Reinvestment Program (TRP). All packaging alternatives proposed by industry-led teams committed to high volume domestic manufacturing will be considered. Since the TRP requires matching contributions from industry, this initiative can be expected to lead to at least $60-80 million in new technology investments in this area.

- The Administration will continue to support ongoing federal R&D programs that are maintaining U.S. leadership in high performance packaging technologies as well as critical enablers such as design, test, and reliability. It will also continue support for basic materials and process R&D that are essential for long-term technology leadership.

- The Administration will work with industry to eliminate any artificial barriers between the defense and commercial markets. This will assure that U.S. vendors have maximum access to the defense markets and R&D and will allow the DoD and other government customers to take advantage of the economies of scale and increased efficiency provided by the commercial market.

**8. Conclusions**

Electronic packaging is, and will increasingly be, important to the competitiveness of U.S. semiconductor and electronics industries and to the national security. Advancements in semiconductor device performance have outstripped improvements in packaging technology. Desktop computers are now facing the same type of process bottlenecks that were overcome with sophisticated packaging solutions on mainframes, but require solutions that are an order of magnitude less expensive. New automobiles, dependent upon electronics for engine control, braking, and collision avoidance, need electronics as reliable as that used in military aircraft. Portable, hand-held computing and telecommunications devices such as personal digital assistants and cellular phones are the fastest growing segment of the electronics industry. They require packaging technology that is compact and very low cost like earlier solutions for consumer products, but with added performance capabilities. These market changes mean that if the U.S. semiconductor and electronics industries are to maintain their leadership positions in global markets, they must have access to new packaging solutions. These technologies must offer the performance previously required only for supercomputers with the compactness and low cost required by the consumer electronics industry and the reliability previously required only by the military. To maintain its leadership position in the global electronics marketplace and provide the foundation upon which to build the National Information Infrastructure, the U.S. must regain leadership in high volume low-cost production. Success will require a significant effort on behalf of U.S. industry and government. This action plan is a first step toward establishing an industry/government partnership to achieve those objectives.