

A11100 995459

NBS
PUBLICATIONS

NBSIR 81-2413

Production-Compatible Microelectronic Test Structures for the Measurement of Interface State Density and Neutral Trap Density

U.S. DEPARTMENT OF COMMERCE
National Bureau of Standards
National Engineering Laboratory
Center for Electronics and Electrical Engineering
Semiconductor Devices and Circuits Division
Washington, DC 20234

January 1982

Prepared for
Air Force Wright Aeronautical Laboratories
Wright-Patterson AFB, OH 45433

and

Naval Air Systems Command
Arlington, VA 20360

GC
100
.U56
81-2413
1982
C.2

MAR 16 1982

NOT A... [unclear]

126100

. U.S.B.

NO. 81-2413

1982

NBSIR 81-2413

**PRODUCTION-COMPATIBLE
MICROELECTRONIC TEST STRUCTURES
FOR THE MEASUREMENT OF INTERFACE
STATE DENSITY AND NEUTRAL TRAP
DENSITY**

T. J. Russell

U.S. DEPARTMENT OF COMMERCE
National Bureau of Standards
National Engineering Laboratory
Center for Electronics and Electrical Engineering
Semiconductor Devices and Circuits Division
Washington, DC 20234

January 1982

Prepared for
Air Force Wright Aeronautical Laboratories
Wright-Patterson AFB, OH 45433

and

Naval Air Systems Command
Arlington, VA 20360



U.S. DEPARTMENT OF COMMERCE, Malcolm Baldrige, *Secretary*
NATIONAL BUREAU OF STANDARDS, Ernest Ambler, *Director*

中華民國二十九年
國民政府
財政部

財政部令

TABLE OF CONTENTS

	Page
Abstract	1
1. Introduction	1
2. The Metal-Oxide-Semiconductor Structure	2
3. The Detection of Neutral Traps	10
4. The Detection of Interface Trapped Charge	15
5. Gated-Diode Test Structure	22
6. Summary	27
Acknowledgments	29
References	29

List of Figures

	Page
1. Energy band diagram of an MOS system showing the names and location of charges	3
2. Energy band diagram of an MOS in accumulation, depletion, and inversion	5
3. Capacitance <i>versus</i> gate voltage curve, C-V for an MOS system . . .	7
4. The C-V curves for an ideal MOS system with interface trapped charge or laterally nonuniform oxide trapped charge, which causes the curve to "stretch out," and an MOS system with positive oxide trapped charge which causes the curve to be shifted to the left of the ideal curve	8
5. Energy band diagram illustrating avalanche injection of electrons from <i>p</i> -type silicon	12
6. Block diagram of a circuit used for C-V, I-V, and high field injection experiments	13
7. Display of data after avalanche injection of electrons	14
8. Energy band diagram illustrating hole injection from <i>p</i> -type silicon	16

List of Figures (continued)

	Page
9. Energy band diagram illustrating field-induced injection by impact ionization (F4I)	17
10. C-V curve after four F4I pulses	18
11. Charge pumping	20
12. The charge-pumping I-V curve for an <i>n</i> -channel MOSFET	23
13. The charge-pumping I-V curve for a <i>p</i> -channel MOSFET	24
14. Idealized curve of reverse-bias leakage current I_1 for a gated diode as a function of gate voltage showing the regimes where the condition of the material under the gate is accumulated, depleted, or inverted	25
15. Schematic circuit diagram for the integrated gated-diode electrometer with a source-follower electrometer	26
16. A schematic circuit diagram for measuring a dual-gated diode test structure	28

Production-Compatible Microelectronic Test Structures
for the Measurement of Interface State Density
and Neutral Trap Density

by

Thomas J. Russell
Semiconductor Devices and Circuits Division
National Bureau of Standards
Washington, DC 20234

Abstract

Interface states and oxide neutral traps are defects in metal-oxide-semiconductor (MOS) structures which adversely affect the operation of integrated circuits (ICs). For very large scale integration (VLSI), the advanced techniques which are used to fabricate circuits with devices of submicrometer geometries expose the devices to ionizing radiation which can create these defects or alter the number of defects and their charge state and thus modify device operating characteristics. The physical identities of the defects which trap charge at the interface and in the bulk oxide are not well established. This means that one cannot *a priori* predict the behavior of the defects to a stress or fabrication process. Thus, it is desirable that the density of these defects be monitored routinely and that the measurement method used be easy to perform and fast and that it provide unambiguous results and be compatible with a production environment. The purpose of this study is to identify production-compatible measurement methods which can be used for routine measurement of neutral trap density and interface trapped charge. This study reviews the application of existing methods for quantifying the number of these defects. Methods determined to be most appropriate for the stated purpose are discussed in detail.

Key words: avalanche injection; capacitance-voltage curves; charge injection; charge pumping; gated diodes; interface states; metal-oxide-semiconductor devices; microelectronic test structures; MOSFETs; neutral traps; oxide-semiconductor interface; test structures.

1. INTRODUCTION

The presence of oxide/semiconductor interface trapped charge, oxide trapped charge, oxide fixed charge, mobile oxide charge, and the spatial nonuniformity of physical parameters of the oxide or the semiconductor can adversely affect the operation of metal-oxide-semiconductor (MOS) devices and can lead to the failure of MOS integrated circuits (ICs). Traditionally, these imperfections were of interest principally when the ICs were required to operate in a radiation environment, since ionizing radiation can produce defects and can create free carriers to charge them [1-3]. For very large scale integration (VLSI), the advanced techniques [4-6] which are used to fabricate cir-

circuits with devices of submicrometer geometries make use of electron and ion beams, x-rays, and plasmas; thus, the effect of radiation on the number and charge state of these defects must be considered [7-12]. An additional problem arises because the devices will operate with large internal electric fields which result from the use of thinner oxides required to scale submicrometer devices. MOS device operation under high field conditions may result in the injection into the oxide of energetic or "hot" carriers [13-16]. The exposure of devices to ionizing radiation and operation at high electric fields can alter the number of defects and can change the charge state of the defects and modify the device operating characteristics.

The physical identities of the defects which trap charge at the interface and in the bulk oxide are not well established. This means that one cannot *a priori* predict the behavior of the defects to a stress or to a fabrication process change. The density of these defects should be monitored routinely. Thus, it is desirable that the measurement method used to quantify the presence of the traps be easy to perform and fast and that it provide unambiguous results and be compatible with a production environment.

Microelectronic test structures for computer-automated electrical measurements [17] are appropriate for this measurement problem. Test structures are microelectronic devices fabricated by the same design rules and by the same process used to fabricate ICs. They are used to measure selected material [18,19], process [20-28], and device [28] properties and to evaluate semiconductor equipment performance [29-34] by means of computer-controlled electrical tests [35].

The purpose of this study is to identify production-compatible measurement methods which can be used for routine measurement of neutral trap density and interface trapped charge. In-depth discussion of the physical nature of the defects is not a goal of this study. This study emphasizes the application of existing measurement methods for quantifying the number of neutral traps and interface states, but these measurement methods also can be applied to the detection and quantification of oxide trapped charge, oxide fixed charge, and mobile ionic charge. Methods determined to be the most appropriate for this purpose are discussed in detail. However, other measurement methods for quantifying the number of these defects will be mentioned, referenced, and briefly discussed. There are excellent review papers on the measurement of interface states on semiconductor/insulator surfaces by Goetzberger *et al.* [36] and DeClerck [37] and a review of the defects and impurities in thermally grown silicon dioxide by DiMaria [38]. These reviews provide additional references to the literature on the identity of these defects. In addition, the Proceedings of the American Physical Society Topical Conferences on "The Physics of MOS Insulators" [39] and "The Physics of SiO₂ and Its Insulators" [40] which were held in 1980 and 1978, respectively, are excellent resources for information on these topics.

2. THE METAL-OXIDE-SEMICONDUCTOR STRUCTURE

The different charges which alter the electrical behavior of an MOS structure and the names recommended by Deal *et al.* [41] are illustrated using an energy band diagram in figure 1. Interface trapped charge is physically located at




Figure 1. Energy band diagram of an MOS system showing the names and location of charges.

the silicon dioxide/silicon interface. The trap energies are distributed across the band gap of silicon. As the bias across an MOS structure is changed, these states readily exchange charge with the semiconductor. They may be n - or p -type states. The number per square centimeter is designated as N_{it} . Oxide-trapped charge is related to defects in the silicon dioxide and resides on states energetically within the oxide band gap. The defects can be coulombic [38] and trap either positive or negative charge or can be neutral [38]. Neutral traps can be detected by electrical techniques only after free carriers have been introduced into the oxide to populate the traps. The number of states per square centimeter is designated as N_{ot} . Mobile ionic charge [42-43] and oxide fixed charge [42-43] also cause deviations from ideal behavior in MOS structures. Mobile ionic charge, N_m , is due to ionic impurities in the oxide; generally, these impurities are mobile only at elevated temperatures. Oxide-fixed charge, N_f , is positive and is related to the details of the process by which the oxide was grown.

The term lateral nonuniformity (LNU) is used to represent the spatial variations of the oxide charge or trap parameters, including the interface trapped charge, oxide trapped charge, oxide fixed charge [44-51], and mobile ionic charge [52-54]. Lateral nonuniformities may also result from nonuniform oxide thickness or substrate dopant density [55].

To illustrate the effects charged oxide and interface defects have on the behavior of MOS devices, consider what happens to the MOS capacitor in figure 2 when a positive gate voltage with respect to the substrate is applied to the metal gate. The structure forming the MOS capacitor is a metal gate on a silicon dioxide layer on an n -type silicon substrate. When positive gate voltage with respect to the substrate is applied, majority carriers, electrons, are accumulated at the silicon dioxide/silicon interface as shown in figure 2a. If the applied gate voltage is made negative, the electrons are forced away from this interface and a depletion region is formed (fig. 2b). If a large enough negative voltage is applied, the bands bend past the intrinsic Fermi level and the surface is said to be inverted (fig. 2c). (This behavior is considered in more detail by Grove [56] and Sze [57].)

For negative gate voltages smaller than that required to invert the semiconductor surface, the applied gate voltage, V_G , appears as a voltage across the oxide, V_{ox} , and as a potential at the surface of the semiconductor, ψ_{Si} . Thus,


$$V_G = V_{ox} + \psi_{Si} \quad (1)$$

In the absence of any oxide fixed or trapped charge, mobile charge and any interface trapped charge, eq (1) can be written as

$$V_G = -\frac{Q_{Si}}{C_{ox}} + \psi_{Si} \quad (2)$$


where Q_{Si} is the charge per unit area contained in the semiconductor surface depletion region and C_{ox} is the gate oxide capacitance. If a small change in the voltage is applied to the metal gate of the system, any change

MAJORITY CARRIERS
ACCUMULATED AT
SiO₂/Si INTERFACE




2 (a)

SiO₂/Si INTERFACE
DEPLETED OF
MAJORITY CARRIERS



2 (b)

INVERTED SiO₂/Si
INTERFACE



2 (c)

Figure 2. Energy band diagram of an MOS (*n*-type silicon) in (a) accumulation, (b) depletion, and (c) inversion.

in gate charge, dQ_G , will induce an equal but opposite change in the charge, dQ_{Si} , in the silicon surface depletion region and can be written as

$$dQ_G = - dQ_{Si} , \quad (3)$$

and

$$C = \frac{dQ_G}{dV_G} = - \frac{dQ_{Si}}{dV_G} , \quad (4)$$

where C is the total capacitance of the MOS system. Using eq (2), the capacitance can be written as

$$C = \frac{-dQ_{Si}}{-\frac{dQ_{Si}}{C_{ox}} + d\psi_{Si}} \quad (5)$$

or

$$C = \frac{1}{\frac{1}{C_{ox}} + \frac{1}{C_{Si}}} , \quad (6)$$

where

$$C_{Si} = - \frac{d\psi_{Si}}{dQ_{Si}} \quad (7)$$

is the capacitance of the silicon space charge region. Thus the capacitance of an ideal MOS system when a space charge region exists is the oxide capacitance in series with the depletion layer capacitance.

In the above, it was assumed that any small change in the charge on the metal gate resulted in a small change in the charge at the edge of the depletion width. This is true only when the silicon surface is depleted. When the surface is inverted, it is true only at high frequencies where the recombination-generation of minority carriers cannot keep up with the small gate voltage variation. The resulting capacitance *versus* voltage (C-V) curve is represented in figure 3 by the curve labeled "high frequency." At low frequency, when the minority carrier recombination-generation rate is greater than the signal frequency, the charge in the inversion layer can change quickly enough to keep up with the small gate voltage variation. Now, the measured capacitance in inversion is just that of the oxide and in figure 3 the curve is labeled "low frequency."

The deviations in the ideal MOS capacitor C-V curve caused by interface trapped charge and oxide trapped charge, or lateral nonuniformity of oxide trapped charge are illustrated in figure 4. Curve A in figure 4 is the




Figure 3. Capacitance *versus* gate voltage (V_g) curve, C-V for an MOS (p-type silicon) system. The portion of the curves where the silicon surface is accumulated, depleted, and inverted and the high and low frequency measurements are shown.




Figure 4. The C-V curves for (A) an ideal MOS (n -type silicon) system with interface trapped charge or laterally nonuniform oxide trapped charge, which (B) causes the curve to "stretch out," and (C) an MOS system with positive oxide trapped charge which causes the curve to be shifted to the left of the ideal curve.

"ideal." The "stretch out" of curve B can result from either interface trapped charge or a nonuniform charge in the oxide under the metal gate [57]. As the applied gate voltage is changed to a more negative value, the Fermi level is swept across the silicon band gap causing the interface states to alter their charge state. This appears as a variable capacitor in series with the oxide capacitance and in parallel with the depletion capacitance. The "stretch out" can also result if there are regions which have different amounts of oxide trapped charge and can be thought of as a number of different capacitors connected in parallel with the semiconductor depletion capacitance, C_{Si} , and in series with the oxide capacitance, C_{OX} . If one were able to measure the C-V curve of each capacitor separately, each would be displaced from zero voltage by a different amount depending on the amount of oxide charge. But the capacitors are measured simultaneously; thus, the total capacitance is the sum of the capacitors in parallel, and the result is a stretched-out C-V curve.

Oxide fixed charge, trapped charge, and mobile charge alter the ideal C-V curve by causing it to shift to a more positive or a negative value depending on whether net oxide charge is negative or positive. When the metal and semiconductor of an MOS structure are connected together, electrons flow from the metal to the semiconductor until equilibrium is reached. The Fermi level in the metal and in the semiconductor are lined up, but there will be an electrostatic potential difference between the two regions, and the energy bands in the semiconductor are bent close to the surface. In the ideal case, i.e., no oxide fixed, trapped, or mobile charge, the amount of band bending is given by the work function difference between the metal gate and the semiconductor, ϕ_{MS} . The gate voltage required to counteract the electrostatic potential difference and make the bands flat again is called the flat band voltage, V_{FB} . If there is charge in the oxide, for example, oxide trapped charge, then the flatband voltage is given by

$$V_{FB} = \phi_{MS} - \frac{1}{C_{OX}} \int_0^{x_0} \frac{x}{x_0} N_{ot}(x) dx . \quad (8)$$

In this expression, the metal-semiconductor work function difference is ϕ_{MS} , the oxide capacitance per unit area is C_{OX} , the thickness of the oxide is x_0 , and the centroid of the oxide trapped charge is x and its distribution is N_{ot} . The second term in this expression accounts for the additional oxide trapped charge and means that V_{FB} depends not only on the magnitude of oxide trapped charge, but also on its location within the oxide. If N_{ot} is a discrete layer of charge, it will have a minimum effect on the flat-band voltage when it is located at the metal-oxide interface and a maximum effect when located at the oxide/silicon interface. Since the charge location and magnitude are not usually known, the term $(x/x_0)N_{ot}$ is sometimes replaced by the effective density, N_{eff} , at the oxide/silicon interface. The effective oxide trapped charge density, N_{eff} , and the actual oxide charge density are related by the expression

$$N_{\text{eff}} = \frac{x}{x_0} N_{\text{ot}} \quad (9)$$

The presence of positive or negative interface or oxide trapped charge causes V_{FB} to be shifted from its ideal value in the negative or positive direction, respectively. (The curve shifts in a direction opposite to the sign of charge trapped in the oxide.) A shift in the C-V curve to a more negative flat band voltage is illustrated in figure 4 by curve C. This shift is consistent with trapped positive charge.

Using the shift in flat-band voltage, ΔV_{FB} , and eq (8) and assuming that this trapped oxide charge is uniformly distributed across the oxide, it can be shown that the net amount of oxide trapped charge (number of charges per square centimeter) is given by the following expression

$$N_{\text{ot}} = \frac{C_{\text{ox}} \Delta V_{\text{FB}}}{2q} \quad (10)$$

3. THE DETECTION OF NEUTRAL TRAPS

Although silicon dioxide (SiO_2) is considered here to be amorphous, short range order is generally preserved; silicon atoms are tetrahedrally bonded to the oxygen atoms as in crystalline SiO_2 , but the bond angles are slightly different from the crystalline case. This distorted lattice and the possible stoichiometric variations are the basis of the coulombic and neutral traps. Unlike the coulombic oxide traps, until a charge is in a neutral trap in the gate oxide of an MOS system, its presence is not detected by electrical C-V techniques. If the MOS system is part of a MOSFET, this trapped charge causes the threshold voltage (the on/off voltage of the transistor) to change and thus alters circuit operating characteristics.

To study the neutral traps electrically, free charge carriers must be created in the oxide or introduced into the oxide to charge the traps. To create free carriers in the oxide, ionizing radiation with energy greater than the band gap energy (>9 eV) of silicon dioxide can be used. The radiation creates electrons and holes which can occupy the neutral traps. Radiation which has been used includes gamma radiation or x-rays [58-62], electrons [62-67], and vacuum ultraviolet (VUV) and ultraviolet (UV) light [68-71]. However, irradiation of wafers is not currently amenable to production-compatible automated wafer level measurements for a variety of reasons such as size, complexity, and cost of equipment required.

Alternately, strong electric fields can be used to introduce carriers into the oxide. The high fields cause the semiconductor surface to be in deep depletion or strong accumulation. Enough energy is imparted to either minority carriers or majority charge carriers for them to either surmount the energy barrier at the silicon dioxide-silicon interface or tunnel through this barrier. These charge carriers can then occupy the trapping site or can create hole-electron pairs in the oxide by impact ionization and the additional carriers can be trapped. Electric field-induced carrier injection is attractive for automated measurement.

One high electric field technique is avalanche injection [72-83]. To avalanche inject charge into the oxide of an MOS capacitor, the capacitor must be pulsed into deep depletion. The minority carriers are accelerated toward the oxide/silicon interface by the electric field which results from the applied gate voltage. If the amplitude of the gate voltage pulse is large enough and the mean free path of the carrier is long enough, then avalanche multiplication of charge carriers occurs in the depletion region of the silicon substrate. If the kinetic energy of the resulting "hot" carriers is sufficient, some of the carriers overcome the energy barrier at the oxide/silicon interface (3.25 eV) and are injected into the oxide. Some of these carriers are then trapped at defects in the oxide and their presence detected [84] using conventional electrical C-V techniques.

The energy band diagram of an MOS structure in figure 5 illustrates the mechanism of strong electric field avalanche injection of minority carriers, "hot" electrons, from a *p*-type silicon substrate. This phenomenon was treated [76,85-88] using first order kinetics to derive the trapping parameters from the change in the flat-band voltage, ΔV_{FB} , for a constant avalanche injection current, j_{inj} . The evolution of flat-band voltage as a function of time, t , is given by the expression

$$\Delta V_{FB}(t) = \frac{q N_{eff}}{C_{ox}} \left[1 - \exp - \left(\frac{\sigma_c j_{inj} t}{q} \right) \right]. \quad (11)$$

In this expression q is the electronic charge, C_{ox} is the oxide capacitance per unit area, σ_c is the capture cross section of oxide traps, and N_{eff} is the effective density of oxide traps at the silicon-silicon dioxide surface. The natural logarithm of the time derivative of this equation results in a linear equation:

$$\ln \frac{d}{dt} \Delta V_{fb}(t) = \ln \left[\frac{N_{eff}}{C_{ox}} \sigma_c j_{inj} \right] - \frac{\sigma_c j_{inj}}{q} t. \quad (12)$$

If the experimental values of the right side of eq (12) are plotted *versus* time, the effective density of oxide traps is the *y*-axis intercept of the straight line and their capture cross section is the slope of the line.

To illustrate the measurement method, the technique was implemented using an MOS capacitor test structure from the NBS-4 test pattern [89]. The capacitor was delineated on a *p*-type, $0.3\text{-}\Omega\cdot\text{cm}$ silicon substrate with a (111) orientation. The nominal gate oxide thickness was $0.1\ \mu\text{m}$ and the nominal area of the gate was $1.14 \times 10^{-3}\ \text{cm}^2$. The circuit used is illustrated in figure 6. With the switches in position A, carriers were avalanche injected into the oxide using a 60-V 10-kHz square wave which created a $6 \times 10^6\ \text{V/cm}$ electric field strength at the silicon surface. Inset 7a in figure 7 shows that the C-V curve shifted to more positive values after each period of avalanche injection. This shift is consistent with trapped negative charge. The C-V curve is obtained with the switches in position B in figure 6. Using the analysis technique described earlier, the V_{FB} *versus* t data (inset 7b) are best fit by two straight lines, shown in figure 7c, indicating two types




Figure 5. Energy band diagram illustrating avalanche injection of electrons from *p*-type silicon.




Figure 6. Block diagram of a circuit used for C-V, I-V, and high field injection experiments.






Figure 7. Display of data after avalanche injection of electrons. (a) C-V curve shift from left to right. (b) illustration of shift in V_{FB} versus time. (c) $\ln(dV_{FB}/dt)$ versus t plotted and used to calculate capture cross section of neutral traps. The two straight lines indicate that there are two sets of traps with different capture cross sections.

of traps with capture cross sections of $1.36 \times 10^{-17} \text{ cm}^2$ and $1.62 \times 10^{-17} \text{ cm}^2$ and densities $1 \times 10^{12} \text{ cm}^{-2}$ and $6.27 \times 10^{11} \text{ cm}^{-2}$, respectively.

A limitation of the avalanche injection technique is the need for the large electric field necessary to cause avalanching in the silicon depletion region. For a given gate voltage, the magnitude of the electric field in the depletion region is related to the resistivity of the silicon. In this study, the range of resistivities over which the avalanche injection of electrons from p -type substrates is practical was not determined.

Hole injection from a p -type silicon substrate is more complicated. The negative voltage pulse that must be applied to the gate of an MOS capacitor causes holes to avalanche in the silicon depletion region, as shown in figure 8, and to be injected into the oxide. However, the probability is almost equal that electrons tunnel from the aluminum gate into the oxide. These electrons may then recombine with the injected holes so that no net change in the oxide trapped charge is detected. It has been reported [89] that a triangular waveform for the voltage pulse overcomes this problem.

Another high electric field technique [90,91] for injecting charge into the gate oxide of an MOS structure, called Field-Induced Injection by Impact Ionization (F4I), is illustrated in figure 9. Instead of using high voltage to inject minority carriers from the depletion region in the semiconductor into the oxide, the electric field created by the gate voltage increases the probability that majority carrier electrons tunnel from the n -type substrate into the oxide via a Fowler-Nordheim mechanism. Some of the injected electrons create electron-hole pairs in the oxide by impact ionization. The applied gate voltage separates the electron-hole pairs. The very mobile [58,59] electrons are swept toward the metal gate where they are removed from the oxide; the less mobile [61] holes are swept toward the silicon substrate where some fraction is trapped [68] near the silicon diode/silicon interface.

An MOS capacitor on a $0.1\text{-}\Omega\cdot\text{cm}$ n -type silicon substrate with a $0.095\text{-}\mu\text{m}$ thick oxide was used to demonstrate the field-induced injection by impact ionization technique. A positive gate-to-substrate pulse amplitude of 90 V and duration of 150 ms was used, resulting in electric field strengths in the oxide of $9 \times 10^6 \text{ V/cm}$. After four such pulses, figure 10 shows that the V_{FB} has shifted from an initial value of -0.8 V to a final value of -2.0 V . This negative shift in the flat-band voltage is consistent with trapped positive charge.

4. THE DETECTION OF INTERFACE TRAPPED CHARGE

The transition region of vitreous silicon dioxide thermally grown on crystalline silicon contains defects which can trap electrical charge. Energetically, these interface states are distributed across the band gap of the semiconductor. At the present, their exact physical identity is not established, but they may be related to unsatisfied bonds in this region [92] or to strain due to the lattice mismatch between silicon dioxide and silicon [93]. In an n -type MOS structure, if an applied bias is smoothly varied such that the silicon surface is swept from accumulation to inversion, the Fermi level moves across the silicon band gap. As this happens, donor-like interface states emit electrons to become positively charged, and acceptor-like inter-




Figure 8. Energy band diagram illustrating hole injection from *p*-type silicon. It is almost equally probable that electrons can be injected from the gate metal and that they may recombine with the injected holes.




Figure 9. Energy band diagram illustrating field-induced injection by impact ionization (F4I).




Figure 10. C-V curve after four F4I pulses. The shift of the curve is from right to left.

face states capture holes to become neutral. Both types of states may be present in the same structure [94]. In a MOSFET, the result of increasing interface trapped charge is a threshold voltage shift and a reduced switching speed. In surface channel charge-coupled devices (CCDs), the result is lower charge transfer efficiency (CTE).

A number of techniques involving the use of MOS structures have been proposed to determine the amount of interface trapped charge. One technique suggested by Terman [95] is to compare the theoretical and measured high frequency C-V curves. The difference in the two curves is proportional to interface trapped charge density. A shortcoming of this technique is that the measured C-V curve can be distorted by defects other than interface trapped charge, as explained earlier (sec. 2). For the Gray-Brown technique [96], an MOS structure is cooled to near liquid nitrogen temperature, and the high-frequency C-V curve is measured for comparison to the room temperature C-V curve. At low temperatures the high frequency C-V curve will be shifted in voltage because at low temperatures the Fermi level is shifted toward the majority carrier band edge. A disadvantage of this measurement method is that only interface states with energies in a narrow region within the band gap near the Fermi level are measured. The technique of Nicollian and Goetzberger [97,98] is probably the most sensitive of the measurement methods for interface state density. It involves the measurements of capacitance and conductance *versus* bias voltage at different frequencies. The number of measurements that are required makes this technique very tedious. Another measurement method for interface state density is the quasi-static technique [99]. The essence of this technique is that the charging current of an MOS capacitor test structure is measured in response to a linear voltage ramp and the resulting curve compared to the result calculated for an ideal structure with no interface trapped charge. Roitman [46] has demonstrated how this technique can be implemented using a computer to assist in measurements and on-line computation, but this technique is also slow. In fact, none of these methods is particularly attractive for application as a routine measurement technique to be used on a wafer prober for high-speed data accumulation and analysis in a production environment.

However, a charge-pumping method introduced by Brugler and Jespers [100] and more recently examined in greater depth by Elliot [101] and Backensto [102-104] is an interface trapped charge measurement method that is attractive for use with microelectronic test structure techniques. Consider the cross section of a *p*-channel MOSFET in the left column of figure 11a. The source and drain are connected together and reverse biased. When the gate voltage is greater than zero such that the *n*-type silicon surface is accumulated, the interface states are neutral if they are donor-like as illustrated by the energy band diagram in the right column in figure 11a. Under this condition, the current measured in the external circuit is just the junction reverse-bias leakage current I_L which appears as a negative current when measured in an external circuit between substrate and ground, as shown at left in figure 11a. The areas of the MOSFET marked with diagonal lines in the left column of figure 11 represent the depletion region of the transistor for the voltage levels of the square waves shown in the center column of the figure. The gate voltage is repetitively pulsed from accumulation to inversion and back to accumulation, figure 11c; a "charge-pumping current" whose sign is opposite the sign of the reverse-bias leakage current appears in the external




Figure 11. Charge pumping. The left column is a cross-sectional view of a MOSFET with its source and drain connected together and reverse biased. The diagonally shaded area illustrates how the depletion region changes as the voltage pulse level is changed, as illustrated in the center column. The column on the right is an energy band diagram showing the response of interface states to the voltage pulse level.

circuit. To understand this current, consider the positively charged holes which form the inversion layer when the semiconductor surface under the gate is pulsed into inversion. The neutral donor-like interface states capture these holes (emit electrons) to become positively charged. A similar argument can be made for acceptor-like interface states, except that they become neutral. The magnitude of the voltage pulse is now returned to a value such that the silicon surface is accumulated. It is assumed that all the inversion layer holes return to the source and drain. The electrons accumulated at the surface are now captured by the positively charged donor-like interface states which become neutral. In the external circuit, this appears as a positive current. At the same time the neutral acceptor-like interface states capture electrons (emit a hole) and become negatively charged. These emitted holes lead to a current in the external circuit, and it is in the same direction as that from the donor states. The measured average steady-state current, since the MOS structure is repetitively pulsed, is called "charge-pumping current."

As just explained, the charge-pumping current, I_{cp} , measured in the external circuit is the sum of the current from the donor-like interface states, I_{cp}^d , and the current from the acceptor-like states, I_{cp}^a , and is given by the following equation:

$$I_{cp} = I_{cp}^d + I_{cp}^a . \quad (13)$$

The magnitude of this current is related to the numbers of interface states by the equation:

$$I_{cp} = f q A_g (N_{it}^d + N_{it}^a) = f q A_g N_{it} . \quad (14)$$

In this expression, f is the repetition rate of the gate pulse train; A_g is the area of the gate; q , the electronic charge; and N_{it}^d and N_{it}^a , the densities of donor- and acceptor-like interface states, respectively, that have energy levels through which the Fermi level is swept when the gate voltage pulses are applied. The change in the Fermi level is illustrated in the energy band diagram in the right column of figure 11.

In eq (14), it was assumed that when the gate voltage pulse is turned off, all carriers except those trapped in interface defects return to the junction. However, some fraction, α , of the mobile charge may not drift back to the source and drain. Thus, a "geometric" component [101] is added to the charge-pumping equation to give:

$$I_{cp} = f A_g (qN_{it} - \alpha C_{ox} (V_g - V_T)) , \quad (15)$$

where C_{ox} is the gate oxide capacitance, V_g is the gate voltage pulse amplitude, and V_T is the threshold voltage of the MOSFET. The "geometry" component is experimentally determined by measuring the charge-pumping current *versus* gate base level of voltage pulse for a given source-drain reverse bias voltage, as shown in the I-V curve at the bottom of figure 11. A constant value, after an initial rapid increase, of current as a function of pulse amplitude indicates a negligible "geometry component." In the I-V curve, the

current levels labeled with letters correspond to the position of the square waves in the center column of figure 11, labeled a, b, and c.

To demonstrate the utility of the charge-pumping technique in determining the density of interface trapped charge, *n*- and *p*-channel transistors fabricated in a silicon gate bulk CMOS process on 3- to 5- $\Omega\cdot\text{cm}$ *n*-type silicon substrates were used. In figure 12, the charge-pumping current is plotted as the 50-kHz pulse base level is varied as was described in figure 11. Using eq (8), the density of interface states for this MOSFET, N_{it} , was determined to be $\sim 1.13 \times 10^{12} \text{ cm}^{-2}$. The area was calculated using the designed dimensions. The *p*-channel transistor was used for a similar measurement, and the density of interface states was determined to be $\sim 1.27 \times 10^{11} \text{ cm}^{-2}$. The results are illustrated in figure 13. The insets in figures 12 and 13 show schematically the circuits used to make these measurements.

5. GATED-DIODE TEST STRUCTURE

In the previous sections, techniques for determining neutral trapped charge density and interface trapped charge density were discussed. The test structures employed were MOS capacitors and MOSFETS. The integrated gated-diode electrometer [19] is a device that offers the possibility of using one test structure to address several different measurements. The gated diode, a junction diode which is surrounded by a gate, has been used to measure bulk generation lifetime and surface recombination velocity [105]. Figure 14 illustrates the reverse-bias leakage current characteristics of a gated diode as a function of the gate voltage. When the gate voltage is adjusted such that the silicon surface beneath the gate is accumulated, the reverse-bias leakage current is due to generation in the bulk depletion region under the junction. When the gate voltage is adjusted so that the silicon under the gate is depleted, the measured leakage increases. The additional leakage current is due to generation at interface states and in the depleted volume under the gate. When the silicon surface beneath the gate is inverted by the gate bias voltage, the lower amount of leakage current is due to generation current from the depleted volume under the junction and under the gate. The surface states no longer contribute.

The schematic diagram for the NBS integrated gated-diode electrometer, which is a gated diode integrated with a source-follower electrometer, is shown in figure 15. In this figure the transistor Q1 acts as a switch which allows a reverse-bias voltage, *V*, to be applied to the diode junction. When Q1 is turned off, the depletion region due to the reverse bias voltage begins to collapse. This collapse is due to the leakage current in the various depletion regions. The change in voltage dV/dt is related to I_L , through an expression of the type $I_L = C dV/dt$. In this expression *C* is the total capacitance of the depletion regions plus any parasitic capacitances in the structure.

A stand-alone gated-diode test structure from test pattern NBS-4 [90] was used to determine if the gated diode structure could be used to avalanche inject minority carriers and to do charge-pumping [90]. The diode was formed by diffusing phosphorus from a solid source to form a junction $\sim 2 \mu\text{m}$ deep in 0.3- $\Omega\cdot\text{cm}$ *p*-type silicon substrates. The charge-pumping current as a function of voltage pulse level behaved as it did for the transistor discussed earli-




Figure 12. The charge-pumping I-V curve for an n-channel MOSFET. The inset on the right is a schematic of the circuit used to perform the measurement.




Figure 14. Idealized curve of reverse-bias leakage current I_l for a gated diode as a function of gate voltage showing the regimes where the condition of the material under the gate is accumulated, depleted, or inverted. I_g is the junction leakage current, I_s is the surface leakage current, and I_{gg} is the bulk leakage current. The insets at the top schematically illustrate the spatial extent of the depletion region for the case of a p^+n junction. (After Carver *et al.* [26])




Figure 15. Schematic circuit diagram for the integrated gated-diode electrometer with a source-follower electrometer. The squares represent probe pads. The heavy lines denote portions of the circuit which are contained on the wafer. (After Carver *et al.* [26])

er. To inject electrons, a 10-kHz, 60-V square wave was applied to the gate of the gated-diode test structure. The C-V curves were remeasured and no shift in the flatband voltage was detected. This indicates that no charge was injected into the oxide. The charge-pumping I-V curve behaved similarly to that illustrated in figure 13. The *p*-type substrate cannot be pulsed into deep depletion because the adjacent *n*-region of the diode can act as a source of minority carriers for the *p*-region. The electrons form a negative space charge region under the gate. This space charge reduces the electric field in this region to a level below which avalanching can occur.

To prevent the *n*-region from acting as an electron source, the diode must be reverse biased to a voltage approximately equal to the amplitude of the avalanche injection voltage applied to the gate. However, the 60-V reverse-bias voltage exceeded the junction breakdown voltage of the diode. This situation is likely to occur in most devices of interest.

To prevent the junction from acting as a source of minority carriers and to avoid the necessity for extremely large reverse-bias voltages, a modification to the gated-diode test structure is required. A possible modification is the addition of a second gate surrounding and overlapping the existing gate; the avalanche and injection experiments would be performed on the second gate. The original gate acts as a switch - when open (biased into accumulation), it prevents the *n*-region from acting as a source of minority carriers for the surface under the outer measurement gate. A sketch of a dual gated-diode structure is shown in figure 16.

6. SUMMARY

The presence of oxide and interface trapped charge in MOSFETs causes the device characteristics to differ from the "ideal" characteristics usually assumed in IC design. The number and charge state of these defects are altered by various stresses during circuit fabrication, so it is important to know how these defect densities change with each process step and how they behave when a given process step is changed. If the physical identity of the defects were known, one could predict how these defect densities would change. Since their identity is not known, one must constantly measure their numbers. This report identifies measurement methods and microelectronic test structures which can be used to measure routinely oxide and interface trapped charge at the wafer level in an IC fabrication environment using computer-controlled instrumentation.

To study oxide trapped charge, free carriers must be present in the oxide to populate the oxide traps. High electric field techniques are appropriate for injecting free charge carriers into the gate oxide to become oxide trapped charge. A charge-pumping technique is the measurement method used for determining the density of interface trapped charge. Both of these measurement methods can be used in a production environment where routine measurement of these parameters occurs at the wafer level. These measurement methods make use of microelectronic test structures which are identical to those used to fabricate ICs.

A proposed new test structure useful for these measurements is a modified gated diode. A second gate surrounding the junction is added forming a dual-




Figure 16. A schematic circuit diagram for measuring a dual-gated diode test structure.

gate gated diode. The dual-gate test structure can be used to measure leakage currents and oxide and interface trapped charge densities, thus allowing several measurements using a single test structure.

ACKNOWLEDGMENTS

The author wishes to thank Gary P. Carver for many useful technical discussions during the course of this study. Peter Roitman, Kenneth F. Galloway, and Charles L. Wilson are also acknowledged for their technical inputs. Jon Geist and again Gary Carver are acknowledged for their careful reading of the final manuscript, and Jane Walters and Jo Halapatz for the preparation of this report. The contribution of all these people greatly enhanced the quality of this document.

REFERENCES

1. Hughes, H. L., and Giroux, R. R., Space Radiation Affects MOSFET's, *Electronics* 37, 58-60 (1964).
2. Johnson, W. C., Mechanisms of Charge Buildup in MOS Insulators, *IEEE Trans. Nucl. Sci.* NS-22, 2144-2150 (1975).
3. Gregory, B. L., and Gwyn, C. W., Radiation Effects on Semiconductor Devices, *Proc. IEEE* 62, 1264-1273 (1975).
4. Lyman, J., Scaling the Barriers to VLSI's Fine Lines, *Electronics* 53 (6), 115-126 (1980).
5. Aitken, J. M., 1 μ m MOSFET VLSI Technology: Part VIII - Radiation Effects, *IEEE Trans. Electron Devices* ED-26, 372-379 (1979).
6. Galloway, K. F., VLSI Processing, Radiation, and Hardening, *IEEE Trans. Nucl. Sci.* NS-25, 1469-1472 (1978).
7. Vossen, J. L., O'Neill, J. J., Hughes, G. W., Taft, F. A., and Snedeker, R., Source of Radiation Damage to MOS Devices During S-Gun Metallization, *J. Vac. Sci. Technol.* 17, 400-402 (1980).
8. Peckerar, M., Fulton, R., Blaise, P., Brown, D., and Whitlock, R., Radiation Effects in MOS Devices Caused by X-Ray and E-Beam Lithography, *J. Vac. Sci. Technol.* 16, 1658-1661 (1979).
9. DiMaria, D. J., Ephrath, L. M., and Young, D. R., Radiation Damage in Silicon Dioxide Films Exposed to Reactive Ion Etching, *J. Appl. Phys.* 50, 4015-4021 (1979).
10. Galloway, K. F., and Mayo, S., Radiation Dose at the Silicon-Sapphire Interface Due to Electron-Beam Aluminization, *J. Appl. Phys.* 49, 2586-2588 (1978).
11. Galloway, K. F., and Mayo, S., On the Compatibility of X-Ray Lithography and SOS Device Fabrication, *IEEE Trans. Electron Devices* ED-25, 549-550 (1978).

12. Mayo, S., Galloway, K. F., and Leedy, T. F., Radiation Dose Due to Electron-Gun Metallization Systems, *IEEE Trans. Nucl. Sci.* NS-23, 1875-1880 (1976); also Galloway, K. F., and Mayo, S., Radiation Associated with the Electron Beam Metallization Process, *Solid State Technology* 22 (5), 96-100 (1979).
13. Ning, T. H., Cook, P. W., Dennard, R. H., Osburn, C. M., Schuster, S. E., and Yu, H., 1 μm MOSFET VLSI Technology: Part IV - Hot Electron Design Constraints, *IEEE Trans. Electron Devices* ED-26, 346-353 (1979).
14. Cotrell, P. E., Troutman, R. R., and Ning, T. H., Hot Electron Emission in N-Channel IGFET's, *IEEE Trans. Electron Devices* ED-26, 520-533 (1979).
15. Ning, T. H., Hot Electron Emission from Silicon Into Silicon Dioxide, *Solid-State Electronics* 21, 273-282 (1978).
16. Hughes, R. C., High Field Electronic Properties of SiO_2 , *Solid-State Electronics* 21, 251-258 (1978).
17. Carver, G. P., Linholm, L. W., and Russell, T. J., Use of Microelectronic Test Structures to Characterize IC Materials, Processes, and Processing Equipment, *Solid State Technology* 23 (9), 85-92 (1980).
18. Buehler, M. G., Dopant Profiles Determined from Enhancement Mode MOSFET DC Measurements, *Appl. Phys. Letters* 31, 848-850 (1977).
19. Carver, G. P., and Buehler, M. G., An Analytical Expression for the Evaluation of Leakage Current in the Integrated Gated Diode Electrometer, *IEEE Trans. Electron Devices* ED-27, 2245-2252 (1980).
20. Linholm, L. W., *Semiconductor Measurement Technology: The Design, Testing, and Analysis of a Comprehensive Test Pattern for Measuring CMOS/SOS Process Performance and Control*, NBS Spec. Publ. 400-66 (August 1981).
21. Mitchell, M. A., Linholm, L. W., Russell, T. J., and Carver, G. P., Electrical Test Structures for Characterization and Control of Microelectronic Processing, *Proc. Microelectronic Measurement Technology Seminar*, San Jose, California, March 17-18, 1981 (Benwill Publ. Co., Boston, 1981), pp. VI-1 - VI-29.
22. Perloff, D. S., Hasan, T. F., Hwang, D. H., and Frey, J., Microelectronic Test Structures for Characterizing Fine-Line Lithography, *Solid State Technology* 24 (15), 126-129 (1981).
23. Perloff, D. S., Hasan, T. F., and Blome, E. R., Real-Time Monitoring of Semiconductor Process Uniformity, *Solid State Technology* 23 (2), 81-86 (1980).
24. Buehler, M. G., The Use of Electrical Test Structure Arrays for Integrated Circuit Process Evaluation, *J. Electrochem. Soc.* 127, 2284-2290 (1980).

25. Carver, G. P., and Rubin, S., Development of Test Structures for Characterization of the Fabrication and Performance of Radiation-Hardened Charge-Coupled Device (CCD) Imagers: Annual Report, December 1, 1978 to November 30, 1979, NBSIR 80-2000 (March 1980).
26. Carver, G. P., and Buehler, M. G., The Development of Test Structures for Characterization of the Fabrication and Performance of Radiation-Hardened CCD Imagers, NBSIR 79-1744 (May 1979).
27. Wahl, F. E., and Perloff, D. S., Techniques for the Evaluation and Display of VLSI Process Uniformity, *Proc. Microelectronic Measurement Technology Seminar*, San Jose, California, February 6-7, 1979 (Benwill Publ. Co., Boston, 1979), pp. 17-26.
28. Russell, T. J., Maxwell, D. A., Reimann, C. T., and Buehler, M. G., A Microelectronic Test Pattern for Measuring Uniformity of Integrated Circuit Fabrication Technology, *Solid State Technology* 22 (2), 71-74 (1979).
29. Hasan, T. F., Katzman, S. U., Perloff, D. S., Automated Electrical Measurement of Registration Errors in Step-and-Repeat Optical Lithography Systems, *IEEE Trans. Electron Devices* ED-27, 2304-2312 (1980).
30. Stemp, I. J., Nicholas, K. H., and Brochman, H. E., Automatic Testing and Analysis of Misregistration Found in Semiconductor Processing, *IEEE Trans. Electron Devices* ED-26, 729-732 (1979).
31. Perloff, D. S., A van der Pauw Resistor Structure for Determining Mask Superposition Errors on Semiconductor Slices, *Solid-State Electronics* 21, 1013-1018 (1978).
32. Linholm, L. W., and Buehler, M. G., A Cross-Bridge Structure Array for Characterizing Intrachip Linewidth Variations, *Electrochem. Soc. Ext. Abs.*, Abstract 191 (May 1979).
33. Ipri, A. C., and Sarace, J. C., Integrated Circuit Process and Design Rule Evaluation Techniques, *RCA Review* 38, 323-330 (1977).
34. Russell, T. J., Leedy, T. F., and Mattis, R. L., A Comparison of Electrical and Visual Alignment Test Structures for Evaluating Photomask Alignment in Integrated Circuit Manufacturing, *Tech. Digest, IEEE International Electron Devices Meeting*, Washington, D.C., December 5-7, 1977, pp. 7A-7F.
35. Buehler, M. G., Comprehensive Test Patterns with Modular Test Structures: The 2 by N Probe-Pad Array Approach, *Solid State Technology* 22 (10), 89-94 (1979).
36. Goetzberger, A., Klausmann, E., and Schultz, M. J., Interface States on Semiconductor/Insulator Surfaces, *CRC Crit. Rev. in Solid State Physics* 6, 1-43 (1976).

37. DeClerck, C., *Nondestructive Evaluation of Semiconductor Materials and Devices*, J. N. Zemel, Ed., pp. 105-148 (Plenum Press, New York, 1978).
38. DiMaria, D. J., Defects and Impurities in Thermal SiO₂, *The Physics of SiO₂ and Its Interfaces*, S. T. Pantelides, Ed., pp. 160-178 (Pergamon Press, New York, 1978).
39. More recent work and additional references can be found in *The Physics of MOS Insulators*, G. Lucovsky, S. T. Pantelides, and F. L. Galeener, Eds. (Pergamon Press, New York, 1980).
40. Additional references can be found in *The Physics of SiO₂ and Its Interfaces*, S. T. Pantelides, Ed. (Pergamon Press, New York, 1978).
41. Deal, B. E., Standardization for Oxide Charges Associated with Thermally Oxidized Silicon, *IEEE Trans. Electron Devices* ED-27, 606-608 (1980).
42. Deal, B. E., Charge Effects and Other Properties of Si-SiO₂ Interface: The Current Understanding, *Proc. Semiconductor Silicon 1977* 77-2, 276-296 (1977).
43. Deal, B. E., The Current Understanding of Charges in the Thermally Oxidized Silicon Structure, *J. Electrochem. Soc.* 121, 198c-205c (1974).
44. Zamani, N., and Maserjian, J., Lateral Nonuniformities (LNU) of Oxide and Interface State Charge, *The Physics of SiO₂ and Its Interfaces*, S. T. Pantelides, Ed., pp. 443-448 (Pergamon Press, New York, 1978).
45. Costagne, R., and Vapaille, A., Apparent Interface-States Density Introduced by Spatial Fluctuation of Surface Potential in MOS Structures, *Electron. Lett.* 6, 671-691 (1976).
46. Roitman, P., Electron Beam Interaction with MOS Capacitors, Ph.D. Dissertation, Princeton University, 1977.
47. Chang, C., Study of Lateral Nonuniformities and Interface States in MIS Structures, Ph.D. Dissertation, Princeton University, 1976.
48. Li, S. P., Bates, E. T., and Maserjian, J., Time-Dependent MOS Breakdown, *Solid-State Electronics* 19, 235-239 (1976).
49. Lopez, A. D., and Strain, R. J., MOS Surface Potential and the Gross Nonuniformity, *Solid-State Electronics* 16, 507-511 (1973).
50. Brews, J. R., and Lopez, A. D., A Test for Lateral Nonuniformities in MOS Devices Using Only Capacitance Curves, *Solid-State Electronics* 16, 1267-1277 (1973).
51. Brews, J. R., Admittance of an MOS Device with Interface Charge Nonhomogeneities, *J. Appl. Phys.* 43, 3452-3455 (1972).

52. Silversmith, D. J., Nonuniform Lateral Ionic Impurity Distributions at Si-SiO₂ Interfaces, *J. Electrochem. Soc.* 119, 1589-1593 (1972).
53. Williams, R., and Woods, M. W., Image Forces and the Behavior of Mobile Positive Ions In Silicon Dioxide, *Appl. Phys. Letters* 22, 458-459 (1973).
54. DiStefano, T. H., Dielectric Breakdown Induced by Sodium in MOS Structures, *J. Appl. Phys.* 44, 527-578 (1973).
55. Brews, J. R., Threshold Shifts Due to Nonuniform Doping Profiles in Surface Channel MOSFET's, *IEEE Trans. Electron Devices* ED-26, 1696-1710 (1979).
56. Grove, A. S., *Physics and Technology of Semiconductor Devices* (John Wiley, New York, 1967), pp. 296-304.
57. Sze, S. M., *Physics of Semiconductor Devices* (Wiley-Interscience, 1969), pp. 426-466.
58. Hughes, R. C., Charge Carrier Transport Phenomena in Amorphous SiO₂: Direct Measurement of Drift Mobility and Lifetime, *Phys. Rev. Lett.* 30, 1333-1336 (1973).
59. Hughes, R. C., Mobility and Transport in Thin SiO₂ Films, *Appl. Phys. Letters* 26, 436-438 (1975).
60. Hughes, R. C., Hot Electrons in SiO₂, *Phys. Rev. Lett.* 35, 449-452 (1975).
61. Hughes, R. C., Eernisse, E. P., and Stein, H. J., Hole Transport in MOS Oxides, *IEEE Trans. Nucl. Sci.* NS-22, 2227-2233 (1975).
62. Harari, E., Charge Trapping Effects in Thin Films of Al₂O₃ and SiO₂, Ph.D. Dissertation, Princeton University, 1973.
63. Keery, W. J., Leedy, K. O., and Galloway, K. F., Electron Beam Effects on Microelectronic Devices, *Scanning Electron Microscopy/1976*, Toronto, April 5-9, 1976, pp. 507-514.
64. Galloway, K. F., and Roitman, P., Some Aspects of Using a Scanning Electron Microscope for Total Dose Testing, NBSIR 77-1235 (September 1977).
65. Srour, J. R., Curtis, O. L., and Chiu, K. Y., Charge Transport Studies in SiO₂: Processing Effects and Implications for Radiation Hardening, *IEEE Trans. Nucl. Sci.* NS-21, 73-80 (1974).
66. Curtis, O. L., Srour, J. R., and Chiu, K. Y., Hole and Electron Transport in SiO₂ Films, *J. Appl. Phys.* 45, 4506-4513 (1974).
67. DeKeersmaecker, R. F., and DiMaria, D. J., Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO₂ Layers, *J. Appl. Phys.* 51, 1085-1101 (1980).

68. Powell, R. J., and Derbenwick, G. F., Vacuum Ultraviolet Radiation Effects in SiO₂, *IEEE Trans. Nucl. Sci.* NS-18, 99-105 (1971).
69. Zaininger, K. H., Electron Bombardment of MOS Capacitors, *Appl. Phys. Letters* 8, 140-142 (1966).
70. Williams, R., Photoemission of Electrons from Silicon into Silicon Dioxide, *Phys. Rev.* 140, A569-A575 (1965).
71. Goodman, A. M., Photoemission of Electrons from Silicon and Gold into Silicon Dioxide, *Phys. Rev.* 144, 588-593 (1966).
72. Miura, Y., Yamabe, K., Komiya, Y., and Tarui, Y., The Effect of Hot Electron Injection on Interface Charge Density at the Silicon to Silicon Dioxide Interface, *J. Electrochem. Soc.* 17, 191-194 (1980).
73. Suzuki, E., and Hayashi, T., Transport Processes of Electrons in MNOS Structures, *J. Appl. Phys.* 50, 7001-7006 (1979).
74. Aitken, J. M., and Young, D. R., Electron Trapping in Electron-Beam Irradiated SiO₂, *J. Appl. Phys.* 49, 3386-3391 (1978).
75. Young, D. R., Irene, E. A., DiMaria, D. J., and DeKeersmaecker, R. F., Electron Trapping in SiO₂ at 295 and 77°K, *J. Appl. Phys.* 50, 6366-6372 (1979).
76. Aitken, J. M., and Young, D. R., Electron Trapping by Radiation-Induced Charge in MOS Devices, *J. Appl. Phys.* 47, 1196-1198 (1976).
77. Aitken, J. M., DiMaria, D. J., and Young, D. R., Electron Injection Studies of Radiation Induced Positive Charge in MOS Devices, *IEEE Trans. Nucl. Sci.* NS-23, 1526-1533 (1976).
78. Nicollian, E. H., Berglund, C. N., Schmidt, P. F., and Andrews, J. M., Electrochemical Charging of Thermal SiO₂ Films by Injected Electron Currents, *J. Appl. Phys.* 42, 5654-5664 (1971).
79. Nicollian, E. H., and Berglund, C. N., Avalanche Injection of Electrons Into Insulating SiO₂ Using MOS Structures, *J. Appl. Phys.* 41, 3052-3057 (1970).
80. Nicollian, E. H., Goetzberger, A., and Berglund, C. N., Avalanche Injection Currents and Charging Phenomena in Thermal SiO₂, *Appl. Phys. Letters* 15, 174-176 (1969).
81. Bakowski, M., Cockrum, R. H., Zamani, N., and Maserjian, J., Trapping Effects in Irradiated and Avalanche-Injected MOS Capacitors, *IEEE Trans. Nucl. Sci.* NS-25, 1233-1238 (1978).
82. Aitken, J. M., and Young, D. R., Avalanche Injection of Holes Into SiO₂, *IEEE Trans. Nucl. Sci.* NS-24, 2128-2134 (1977).

83. Nagai, K., Hayashi, Y., and Tarui, Y., Carrier Injection Into SiO₂ from Si Surface Driven to Avalanche Breakdown by a Linear Ramp Pulse, and Trapping, Distribution and Thermal Annealing of Injected Holes in SiO₂, *Jap. J. Appl. Phys.* 14, 1539-1544 (1975).
84. Sze, S. M., *Physics of Semiconductor Devices* (Wiley-Interscience, 1969), pp. 477-479.
85. Ning, T. H., Osburn, C. M., and Yu, H. N., Electron Trapping at Positively Charged Centers in SiO₂, *Appl. Phys. Letters* 26, 248-250 (1975).
86. Ning, T. H., Capture Cross Section and Trap Concentration of Holes in SiO₂, *J. Appl. Phys.* 47, 1079-1081 (1976).
87. Ning, T. H., Osburn, C. M., and Yu, H. N., Effect of Electron Trapping on IGFET Characteristics, *J. Elec. Mater.* 6, 65-76 (1977).
88. Thurber, W. R., and Buehler, M. G., *Semiconductor Measurement Technology: Microelectronic Test Pattern NBS-4*, NBS Spec. Publ. 400-32 (April 1978).
89. Nagai, K., Hayashi, Y., and Turvi, Y., Carrier Injection into SiO₂ from Si Surface Driven to Avalanche Breakdown by a Linear Ramp Pulse, and Trapping, Distribution and Thermal Annealing of Injected Holes, *Jap. J. Appl. Phys.* 14, 1539-1545 (1975).
90. Maserjian, J., Bobrow, J. J., and Buttler, W. P., Technical Support Package on Measuring Oxide Trapping Parameters in MOS Structure, NASA Tech. Brief. 3, 1-13 (1978).
91. Boesch, H. E., and McGarrity, J. M., An Electrical Technique to Measure the Radiation Susceptibility of MOS Gate Insulators, *IEEE Trans. Nucl. Sci.* NS-26, 4814-4818 (1979).
92. Chaplan, P. J., Poindexter, E. H., Deal, B. E., and Razouk, R. R., ESR Centers, Interface States, and Oxide Fixed Charge in Thermally Oxidized Silicon Wafers, *J. Appl. Phys.* 50, 5847-5854 (1979).
93. Laughlin, R. B., and Joannopoulos, J. D., Theory of the Electronic Structure of the Si-SiO₂ Interface, *Phys. Rev. B* 21, 5733-5744 (1980).
94. Collins, T. W., Churchill, J. N., Holmstrom, F. E., and Moschwitz, A., Modeling of the Transient Response and an MIS Capacitor, *Advances in Electron Physics*, Vol. 47, pp. 267-329 (Academic Press, New York, 1978).
95. Terman, L. M., An Investigation of Surface States at a Silicon/Silicon Oxide Interface Employing Metal-Oxide-Silicon Diodes, *Solid-State Electronics* 5, 285-299 (1962).
96. Gray, P. V., and Brown, D. M., Density of SiO₂-Si Interface States, *Appl. Phys. Letters* 8, 31-33 (1966).

97. Nicollian, E. H., and Goetzberger, A., The Si-SiO₂ Interface-Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique, *Bell Sys. Tech. J.* 46, 1055-1133 (1967).
98. Nicollian, E. H., Goetzberger, A., and Lopez, A. D., Expedient Method of Obtaining Interface State Properties from MIS Conductance Measurements, *Solid-State Electronics* 12, 937-944 (1969).
99. Kuhn, M., A Quasi-Static Technique for MOS C-V and Surface State Measurements, *Solid-State Electronics* 13, 873-885 (1970).
100. Brugler, J. S., and Jespers, P. G. A., Charge Pumping in MOS Devices, *IEEE Trans. Electron Devices* ED-16, 297-302 (1969).
101. Elliot, A. B. M., The Use of Charge Pumping Currents to Measure Surface State Densities in MOS Transistors, *Solid-State Electronics* 19, 241-247 (1975).
102. Backensto, W. V., and Viswanathan, C. R., Techniques for Analytically Determining Surface Potential and Mobility of an MOS Transistor, *IEE Proc.* 127, 81-86 (1980).
103. Backensto, W. V., and Viswanathan, C. R., The Utilization of Charge Pumping Techniques to Evaluate the Energy and Spatial Distribution of Interface States of an MOS Transistor, *IEDM Technical Digest* (December 1976), pp. 287-291.
104. Backensto, W. V., An Improved 1/f Noise Model of an MOS Transistor and Its Experimental Verification, Ph.D. Dissertation, UCLA, 1975.
105. Grove, A. S., *Physics and Technology of Semiconductor Devices* (Wiley-Interscience, New York, 1967), pp. 296-315.

