

NBSIR 73-271 (R)

Field Service Test Model: Computer-Controlled U System Manual for System

R. J. Carpenter

Electronic Instrumentation
Measurement Engineering
Institute for Applied Technology

K. M. Gray
D. S. Grubb
L. J. Palombo

Measurements Automation
Information Processing Technology
Institute for Computer Sciences
and Technology

August 23, 1973

Instruction Manual

Prepared for

Department of the Air Force
HQ - USAF (AFTAC/TAP)
Patrick A. F. B., Florida 32925

NBSIR 73-271

**FIELD SERVICE TEST MODEL:
COMPUTER-CONTROLLED U SYSTEM
MANUAL FOR SYSTEM**

R. J. Carpenter

Electronic Instrumentation
Measurement Engineering
Institute for Applied Technology

K. M. Gray
D. S. Grubb
L. J. Palombo

Measurements Automation
Information Processing Technology
Institute for Computer Sciences
and Technology

August 23, 1973

Instruction Manual

Prepared for
Department of the Air Force
HQ - USAF (AFTAC TAP)
Patrick A. F. B., Florida 32925



U. S. DEPARTMENT OF COMMERCE, Frederick B. Dent, Secretary
NATIONAL BUREAU OF STANDARDS, Richard W. Roberts, Director

FIELD SERVICE TEST MODEL: COMPUTER-CONTROLLED U SYSTEM
MANUAL FOR SYSTEM

by

R. J. Carpenter, K. M. Gray
D. S. Grubb and L. J. Palombo

1. INTRODUCTION

The Field Service Test Model uses a computer to control the operation of from 1 to 15 EECO 881 receivers for unattended operation. Each receiver is connected to the computer by an ADACS (Automatic Data Acquisition Control System) Interface Chassis, which provides the necessary decoding and conversion for communication between the receiver and the computer (see figure 1).

This manual describes the operation of the overall system.

2. GENERAL DESCRIPTION

The purpose of the receivers is to produce a record of the phase of several VLF radio signals over a long period of time. As originally used, each receiver was run independently with its own output recording device and with some operator monitoring of the receiver controls.

The computer-controlled U system uses a small computer to monitor the status of the receiver and its output signal; perform the necessary programmed calculations on the status and signal; manipulate the receiver's controls for proper operation of the

Certain commercial equipment and materials are identified in this paper in order to adequately specify the components used. In no case does such identification imply recommendation or endorsement by the National Bureau of Standards, nor does it imply that the material or equipment identified is necessarily the best available for the purpose.

receiver; and record the phase of the output signal.

The system consists of a minicomputer with a 16-bit word size and 32K words of core memory, several computer peripheral devices (teletypewriters, etc.), an analog subsystem for receiving analog signals from the receivers, a digital subsystem for digital signals to and from the computer, a connector panel, and up to 15 receivers with their attached ADACS Interface Chassis units (see figure 1).

The receiver functions that must be computer-controlled for proper operation of the receivers in unattended usage are: RF gain, uncorrected phase, tracking rate, and blanking level. See figure 2.

2.1 RF GAIN

In manual operation, the RF gain is set by the operator, using the RF Gain control on the front panel of the receiver. In automatic (computer-controlled) operation, the computer controls the RF Gain by monitoring the amplitude of the receiver's output signal and by sending the appropriate gain level information back to the receiver. (The RF Gain control on the front panel of the receiver is deactivated when the receiver is in automatic operation.)

The amplitude is converted into binary bits by the analog subsystem of the computer. The computer specifies the gain level in the form of 5 binary bits. These bits are decoded into 14 lines by the ADACS unit for the operation of relays in the receiver, which select the resistance to be used in the receiver's RF gain circuit.

2.2 PHASE

In automatic operation, the computer monitors the difference between the corrected and uncorrected phase signals of the receiver to determine when to order a phase shift of the uncorrected phase signal. The phase difference is converted into binary bits in the analog subsystem of the computer. When a phase shift is needed, the computer sets the Phase Change bit (15) and generates an output transfer. Each output transfer is accompanied by a flag, which is a 10-microsecond pulse. The Phase Change bit and the flag pulse are used by the circuitry in the ADACS unit to generate a 10-microsecond Phase Change Pulse, which is sent to the receiver to shift the uncorrected phase signal 50 microseconds.

2.3 TRACKING RATE

In manual operation, the tracking rate of the receiver is adjusted using the Tracking Rate switch on the front panel of the receiver. In automatic operation, the computer uses the peak-to-peak noise (phase variation) on the phase output of the receiver to determine the tracking rate for the receiver.

The computer specifies the tracking rate in the form of 4 binary bits. These bits are decoded into 6 lines by the ADACS unit for the operation of relays in the receiver, which select the receiver's tracking rate.

2.4 BLANKING LEVEL

In manual operation, the Blanking Level control on the front panel of the receiver is set by the operator. In automatic operation, the computer monitors the blanking pulses from the receiver to determine the blanking level for the receiver. (The Blanking Level control on the front panel of the receiver is deactivated when the receiver is in automatic operation.)

The blanking pulses from the receiver are converted into an analog voltage level by circuitry in the ADACS unit. The voltage is called Blanking Percentage and it is converted into binary bits by the analog subsystem of the computer. The computer specifies the blanking in the form of 6 binary bits. These bits are converted into an analog blanking level voltage by the ADACS unit for use by the receiver.

2.5 FREQUENCY

The frequency of the receiver is always determined by the setting of the Channel Select switches on the front panel of the receiver. The setting of the switches is monitored by the computer.

2.6 OPERATIONAL STATUS

A change in the operational status of a receiver will cause a computer interrupt. Since a single interrupt line is shared by all of the receivers, when the computer receives an interrupt it must examine the status lines for each of the receivers to determine which has changed its status. The status lines are for INE (Invalid Data Equipment sensed), Manual/Automatic switch, and Maintenance/Normal switch.

2.7 MANUAL/AUTOMATIC SWITCH

The Manual/Automatic switch is on the front panel of the ADACS Interface Chassis. Its output is used by both the receiver and the computer.

2.8 MAINTENANCE/NORMAL SWITCH

The Maintenance/Normal switch is on the front panel of the ADACS Interface Chassis. Its output is used only by the computer (as a status indicator).

2.9 CARDIROID

The three binary bits from the cardioid are monitored by the computer. A change in the least significant bit will cause an interrupt to the computer, which will then examine the status of digital input word that contains the three bits.

3. SYSTEM COMPONENTS

The system components consist of the computer subsystem; the real-time clock; the a-c power loss detector; the missing pulse detector; the receivers and ADACS Interface Chassis units; and the Test Unit. All except the Test Unit are shown in figure 1.

3.1 COMPUTER SUBSYSTEM

The computer subsystem consists of the CPU (central processing unit), the computer peripherals (teletypewriters, paper tape reader, etc.), the analog subsystem, the digital subsystem, and the connector panel.

The computer subsystem is described in the Manual for Computer Subsystem. The computer is a general-purpose digital computer with a 16-bit word size and 32 K words of core memory.

3.2 REAL-TIME CLOCK

A real-time clock is attached to the system via the digital portion of the Connector Panel. The clock uses a Cesium beam standard and may be set to an accuracy of one microsecond. It generates an interrupt to the computer every second and every minute. As used with this system, it provides time information in days, hours, minutes, and seconds (see figures 8 and 9).

3.3 A-C POWER LOSS DETECTOR

The power loss detector is shown in figure 10. It is used to alert the operator in the event of a power failure.

3.4 MISSING PULSE DETECTOR

The missing pulse detector (figure 11) is used to detect the condition that exists when the computer, due to a programming error or computer malfunction, is locked in a program loop. Since the computer program is no longer controlling the system when it is in this state, an external detector is needed to return the receivers to manual operation.

The missing pulse detector circuit receives a 10-microsecond pulse from the computer at least once every 20 seconds from the flag bit (the pulse generated on all digital output transfers). As long as these pulses occur, the retriggerable one shot circuit, NE555, will be on. The output of the NE555 circuit is used by the optical isolator circuit, TI 112, to provide the gate voltage for the SCR (silicon-controlled rectifier), which completes the circuit to the relay. When the relay is energized, it connects the input power to the ADACS units.

If the computer becomes locked in a program loop, it will no longer be generating output pulses. Without these pulses, the NE555 circuit will time out and drop its output to the optical isolator. Without its input, the optical isolator will no longer provide the gate voltage for the SCR, and the SCR will open the circuit to the relay. When the relay circuit is opened, the relay contacts will disconnect the power to the ADACS units. The loss of power to the ADACS units will cause the Manual/Automatic relays in the various receivers to drop to the Manual position, thereby forcing the receivers into the manual mode of operation.

3.5 RECEIVERS AND ADACS INTERFACE CHASSIS UNITS

The receivers and ADACS units are described in the Manual for Receiver and ADACS Interface Chassis. Up to 15 receivers may be attached to the system.

3.6 TEST UNIT

The Test Unit is not a part of the operational system, but is used for maintenance of the receiver and ADACS units. The Test Unit is described in the Manual for Test Unit.

4. SYSTEM INTERFACES

The interfaces between the component units of the system are shown in figure 1. Interfaces within the computer subsystem are shown in the Manual for Computer Subsystem and are covered in detail in the manuals supplied by the computer manufacturer. The interfaces between the receiver, the ADACS Interface Chassis unit, and the Connector Panel are shown in more detail in figure 2. The unit/detachment input is merely a connector wired to denote the appro-

priate number.

4.1 CABLING AND PIN ASSIGNMENTS

The cable connections for the system are shown in figures 3 and 4. The receiver and the ADACS Interface Chassis are interconnected as shown in figure 3. The dotted lines within the box for the ADACS unit show relationships between inputs and outputs. The interrupt lines are "daisy-chained" from unit to unit, so that only a single line is sent to the Connector Panel.

The assignment of cable connectors on the Connector Panel to the various receivers and other units is shown in figure 4. The LSB (least significant bit) of the cardioid information from each ADACS unit (pin number P in the cable) is wired to the Common Alarm card (1191) of the computer subsystem's I/O Digital Interface (1100). The output of the alarm is wired to interrupt number 8.

Pin assignments for the various cables are shown in figures 5 through 9.

4.2 ELECTRICAL

The digital signals of the system all use TTL levels. A logical "one" is nominally plus 5 volts and a logical "zero" is at ground.

There are three types of analog signals used between units of the system: phase difference, amplitude, and blanking percentage. The phase difference signal has a voltage range of from zero to plus 10 volts. The amplitude signal has a voltage range of from zero to plus 7.816 volts. The blanking percentage signal has a voltage range of from zero to plus 10 volts.

4.3 MECHANICAL

The connector part numbers and other mechanical details are covered in the manuals on the associated units. The construction of cables using BNC connectors is common to the system and is shown in figure 12. The construction of cables using multi-pin connectors is also common to the system and is shown in figure 13.

5. COMPUTER WORD ASSIGNMENTS

The digital inputs to the Connector Panel (frequency, cardioid, INE, and the switch settings in the ADACS unit) are formed into a word for the computer. This is shown in figure 5.


The digital outputs from the Connector Panel (tracking rate, RF gain, blanking level and phase) are generated from a computer word, which is shown in figure 6.

The analog inputs to the Connector Panel (phase difference, amplitude and blanking percentage) are each used (in turn) as the input to the analog-to-digital converter in the analog interface to generate digital bits, which are formed into a word for the computer. The bits are arranged with the least significant bit from the converter as bit 15 and the remaining bits in order of increasing significance.

The real-time clock provides time information in terms of day, hour, minute and second. The two words are shown in figures 8 and 9.

ORIGINAL DATE OF DRAWING: C / /

REVISIONS		
NO	E C N	DATE
1		
2		
3		
4		




ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED

PIECE NO.	NOMENCLATURE	NO. RECD.
-----------	--------------	-----------

NATIONAL BUREAU OF STANDARDS
WASHINGTON D. C. 20234

FOR: OVERALL SYSTEM

MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR.	PROJECT ENGR.
DECIMALS ±.008	SUBMITTED BY	CHIEF, SEC.
FRACTIONS ±.018	EXAMINED BY	CHIEF ENGINEER
ANGLES ±.1°	APPROVED BY	CHIEF, DIV.
DO NOT SCALE THIS PRINT	THIS PRINT ISSUED	
DIV. SEC.		



OVERALL SYSTEM
FIGURE 1

ORIGINAL DATE OF DRAWING 6-1-75

REVISIONS

NO	E	C	N	CHANGE	DATE
1					
2					
3					
4					


DEVELOPED BY WILLIAM J. ...
 CHECKED BY ...
 DESIGNED BY ...
 APPROVED BY ...

PIECE NO. _____ NOMENCLATURE _____ NO. RECD _____

NATIONAL BUREAU OF STANDARDS
 WASHINGTON, D. C. 20234

FOR ONE FILE COPY

MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ±.008	SUBMITTED BY	CHIEF, SEC.
FRACTIONS ±.018	EXAMINED BY	CHIEF ENGINEER
ANGLES ±.1°	APPROVED BY	CHIEF, DIV.
DO NOT SCALE THIS PRINT		
DIV. SEC.	THIS PRINT ISSUED	



ONE REVISION
 SHEET 2

ORIGINAL DATE OF DRAWING

REVISIONS


NO	E	C	N	CHANGE	DATE
1					
2					
3					
4					



PIECE NO.	NOMENCLATURE	NO. REG'D
NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234		
CABLES FOR RECEIVERS X ADCS		
FOR		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR.	PROJECT ENGR.
DECIMALS ±.008	SUBMITTED BY	
FRACTIONS ±.018	EXAMINED BY	
ANGLES ±.01°	DO NOT SCALE THIS PRINT	
DIV. SEC.	THIS PRINT ISSUED	APPROVED BY
		CHIEF ENGINEER
		CHIEF DIV.

ORIGINAL DATE OF DRAWING

REVISIONS			DATE
NO	E C N	CHANGE	
1			
2			
3			
4			



LESS OF CABLEING CAPABILITY
 COLLECTOR TO CABLE TO ALARM
 (119), COMPLETE WEEK OF PROJECT TO
 INTERCEPT #8.

PIECE NO	NOMENCLATURE	NO. REQ'D
NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234		
FOR COLLECTOR PANEL CABLEING		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ±.008	SUBMITTED BY	CHIEF. SEC.
FRACTIONS ±.018	EXAMINED BY	CHIEF ENGINEER
ANGLES ±.5°	APPROVED BY	CHIEF. DIV.
DO NOT SCALE THIS PRINT	THIS PRINT ISSUED	

COLLECTOR PANEL CABLEING
 FIGURE 4

ORIGINAL DATE OF DRAWING

REVISIONS
NO. E. C. N. CHANGE DATE

1			
2			
3			
4			

CPU BIT #	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
FUNCTION	CAPUTON																		
CABLE #	A	B	C	D	E	F	H	J	K	L	M	N	P	R	T	U	V	W	X
CHARACTER SELECT SWITCH RECEIVER	MSD	MIDDLE DIGIT				FREQUENCY												LEAST SIGNIFICANT DIGIT	
	2	1	8	4	2	1	8	4	2	1									GRU. 13

* CPU TO ADACS

DIGIT INPUT WIRE TO
HUB OF CPU TO CONTROL PANEL

PIECE NO.	NOMENCLATURE	NO. REVD.
	NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234	
FOR	PROJECT: H. T. T. W. P. L.	
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ±.005	SUBMITTED BY	
FRACTIONS ±.015	EXAMINED BY	CHIEF SEC.
ANGLES ±.5°	APPROVED BY	CHIEF ENGINEER
DO NOT SCALE THIS PRINT	THIS PRINT ISSUED	
DIV. SEC.		CHIEF DIV.

ORIGINAL DATE OF DRAWING 7

REVISIONS		DATE
NO	E C N	CHANGE
1		
2		
3		
4		

GPU B.T.#	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	FLAG
FUNCTION	TRACING RATE				RF GAIN				BLANKING LEVEL								FLAG
CPU PIN #	A	B	C	D	E	F	H	J	K	L	M	N	P	P	S	T	—
ADACS ECON. PIN #	A	B	C	D	E	F	H	J	K	L	M	N	P	P	S	T	—
	LSB																
	LSB																
2N	3	2	1	0	4	3	2	1	0	5	4	3	2	1	0		

PIECE NO	NOMENCLATURE	NO REQ'D
NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234		
FOR DIGITAL CPU		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES <i>(Unless otherwise specified)</i>	DRAFTSMAN	CHECKER
TOLERANCES <i>(Unless otherwise specified)</i>	PROJECT ENGR	PROJECT ENGR
DECIMALS ±008	SUBMITTED BY	
FRACTIONS ±018	EXAMINED BY	
ANGLES ±1/4	CHIEF SEC.	
DO NOT SCALE THIS PRINT	CHIEF ENGINEER	
DIV. SEC.	THIS PRINT ISSUED	CHIEF DIV.

DIGITAL OUTPUT WAVEFORMS
OUTPUT CARBONS FROM CONNECTOR PANEL
FIGURE 6

ORIGINAL DATE OF DRAWING

REVISIONS		
NO	E C N	CHANGE
1		
2		
3		
4		

PLC PART #	ADAC TITLE	DESCRIPTION	PHASE	ADACS Pin #	DESCRIPTION	ADACS Pin #	DESCRIPTION
A	W-RT	RT	RT	1	RT	1	RT
B	W-RT-GRY	RT	RT	2	RT	2	RT
C	W-RT	RT	RT	3	RT	3	RT
D	W-BK	BK	BK	4	BK	4	BK
E	W-V	V	V	5	V	5	V
F	W-BL	BL	BL	6	BL	6	BL
G	W-GR	GR	GR	7	GR	7	GR
H	W-BK	BK	BK	8	BK	8	BK
J	W-BK	BK	BK	9	BK	9	BK
K	W-BK	BK	BK	10	BK	10	BK
L	W-V	V	V	11	V	11	V
M	W-CF	CF	CF	12	CF	12	CF
N	W-GR	GR	GR	13	GR	13	GR
P	W-GR	GR	GR	14	GR	14	GR
R	W-V	V	V	15	V	15	V
S	V	V	V	16	V	16	V
T	BLUE	BLUE	BLUE	17	BLUE	17	BLUE
U	GRY	GRY	GRY	18	GRY	18	GRY
V	W-BK-BK	BK	BK	19	BK	19	BK
W	W-R	R	R	20	R	20	R
X	GRY	GRY	GRY	21	GRY	21	GRY
Y	OR	OR	OR	22	OR	22	OR
Z	W-V-BK	BK	BK	23	BK	23	BK
a	W-BK	BK	BK	24	BK	24	BK
b	W-BK-Y	BK	BK	25	BK	25	BK
c	SHIELD	SHIELD	SHIELD	26	SHIELD	26	SHIELD
d	W-BK-GRY	GRY	GRY	27	GRY	27	GRY
e	BK	BK	BK	28	BK	28	BK
f	W-BLUE-BK	BK	BK	29	BK	29	BK

PIECE NO. _____ NO. REV'D _____

NOMENCLATURE _____

NATIONAL BUREAU OF STANDARDS
WASHINGTON, D.C. 20234

RECORD # _____ & ADACS _____

FOR _____

MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ±.005	SUBMITTED BY	
FRACTIONS ±.018	EXAMINED BY	CHIEF, SEC
ANGLES ±.4°	APPROVED BY	CHIEF ENGINEER
DO NOT SCALE THIS PRINT	THIS PRINT ISSUED	CHIEF, DIV. _____
DIV. SEC.		

RECORD # _____ & ADACS _____

FIG. 117

ORIGINAL DATE OF DRAWING		REVISED DATE	
NO	E C N	CHANGE	DATE
1			
2			
3			
4			

WIPED
 REAL-TIME CLOCK TICS

REV. #	DATE	BY	CHKD BY	DESCRIPTION
1	10/15	W	W	INITIAL
2	10/15	Z	Z	INITIAL
3	10/15	H	H	INITIAL
4	10/15	J	J	INITIAL
5	10/15	K	K	INITIAL
6	10/15	L	L	INITIAL
7	10/15	M	M	INITIAL
8	10/15	N	N	INITIAL
9	10/15	O	O	INITIAL
10	10/15	P	P	INITIAL
11	10/15	Q	Q	INITIAL
12	10/15	R	R	INITIAL
13	10/15	S	S	INITIAL
14	10/15	T	T	INITIAL
15	10/15	U	U	INITIAL
16	10/15	V	V	INITIAL
17	10/15	W	W	INITIAL
18	10/15	X	X	INITIAL
19	10/15	Y	Y	INITIAL
20	10/15	Z	Z	INITIAL

DATE	BY	CHKD BY	DESCRIPTION
10/15	W	W	INITIAL
10/15	Z	Z	INITIAL
10/15	H	H	INITIAL
10/15	J	J	INITIAL
10/15	K	K	INITIAL
10/15	L	L	INITIAL
10/15	M	M	INITIAL
10/15	N	N	INITIAL
10/15	O	O	INITIAL
10/15	P	P	INITIAL
10/15	Q	Q	INITIAL
10/15	R	R	INITIAL
10/15	S	S	INITIAL
10/15	T	T	INITIAL
10/15	U	U	INITIAL
10/15	V	V	INITIAL
10/15	W	W	INITIAL
10/15	X	X	INITIAL
10/15	Y	Y	INITIAL
10/15	Z	Z	INITIAL

PIECE NO.	NOMENCLATURE	NO. REC'D
NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234		
REAL TIME	CL	WIPED
FOR		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ± .008	SUBMITTED BY	CHIEF, SEC.
FRACTIONS ± 1/16	EXAMINED BY	CHIEF ENGINEER
ANGLES ± 1/2°	APPROVED BY	CHIEF, DIV.
DO NOT SCALE THIS PRINT	THIS PRINT ISSUED	
DIV. SEC.		

REAL-TIME CLOCK WORD O &
 CAPSULE TO COLLECTOR PAATH
 FIGURE 8

ORIGINAL DATE OF DRAWING

REVISIONS

NO.	E	C	N	CHANGE	DATE
1					
2					
3					
4					

W P D I
REAL-TIME CLOCK CIRCUIT J104

CPU BAT #	DWG FILE	MINUTES X10	MINUTE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
2 ^N																		
CPU CONN. PIN #	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R
COLOR CODE	BK	(SHIELD)	BK	(SHIELD)	GN	PK	GN	PK	GN	PK	GN	PK	GN	PK	GN	PK	GN	PK
RTC CONN. PIN #	A	B	T	S	K	P	N	M	L	K	J	H	G	F	E	D	C	X

PIECE NO.	NOMENCLATURE	NO. REQ'D
-----------	--------------	-----------

NATIONAL BUREAU OF STANDARDS
WASHINGTON, D. C. 20234


FOR REAL-TIME CLOCK W.P.D. I

MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)		
TOLERANCES (Unless otherwise specified)		
DECIMALS	±.005	CHECKER
FRACTIONS	±.018	PROJECT ENGR
ANGLES	±.31'	SUBMITTED BY
DO NOT SCALE THIS PRINT		
APPROVED BY		

CHIEF ENGINEER	THIS PRINT ISSUED	
CHIEF DIV	[]	

R. H. LEF CLAY W.P.D. I X
CARTING TO CONDUCTOR PAUL
FIGURE 4

ORIGINAL DATE OF DRAWING		REVISIONS	
NO.	DATE	NO.	CHANGE
1			
2			
3			
4			



A-C POWER LOSS DETECTOR
FIGURE 10

PIECE NO.	NOMENCLATURE	NO. REQ'D
NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234		
A-C POWER LOSS DETECTOR		
FOR		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR	PROJECT ENGR
DECIMALS ±.008	SUBMITTED BY	
FRACTIONS ±.018	EXAMINED BY	CHIEF, SEC.
ANGLES ±.5°	APPROVED BY	CHIEF ENGINEER
DO NOT SCALE THIS PRINT		
DIV. SEC.	THIS PRINT ISSUED	CHIEF, DIV.

ORIGINAL DATE OF DRAWING

REVISIONS

NO

E

N

CHANGE

DATE

1

2



3

4

15 FROM COMPUTER

10 MICROSECOND PULSE
EVERY 20 SECONDS OR LESS
FROM FLAG BIT OF
COMPUTER IDENTITA
SUBSYSTEM OUTPUT

GROUND
FROM COMPUTER



PIECE NO	NOMENCLATURE	NO	REQD
	NATIONAL BUREAU OF STANDARDS		
	WASHINGTON, D. C. 20234		
MODEL	TYPE	SCALE	CHECKER
	DRAFTSMAN		
	PROJECT ENGR		PROJECT ENGR
	SUBMITTED BY		CHIEF, SEC.
	EXAMINED BY		CHIEF ENGINEER
	APPROVED BY		CHIEF, DIV.
	DO NOT SCALE THIS PRINT		
DIV. SEC	THIS PRINT ISSUED		

NATIONAL BUREAU OF STANDARDS

WASHINGTON, D. C. 20234

MODEL TYPE SCALE CHECKER

DRAFTSMAN PROJECT ENGR PROJECT ENGR

SUBMITTED BY CHIEF, SEC.

EXAMINED BY CHIEF ENGINEER

APPROVED BY CHIEF, DIV.

DO NOT SCALE THIS PRINT

DIV. SEC THIS PRINT ISSUED


MUSING PULSE DETECTOR

FIGURE 11

ORIGINAL DATE OF DRAWING

REVISIONS

NO	E	C	N	CHANGE	DATE
1					
2					
3					
4					



RG-174/U

1. STRIP TO THE ABOVE DIMENSIONS.
2. SLIDE ON OUTER FERRULE.
3. SLIDE THE METAL SPACER AND TEFLON SLEEVE ON BETWEEN BRAID AND CENTER CONDUCTOR.
4. CRIMP ON MALE CONTACT.
5. CRIMP ON BODY ASSEMBLY.

PRICE NO.	NOMENCLATURE	NO. REV.
	NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234	
BNC CABLE CONSTRUCTION		
FOR		
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES (Unless otherwise specified)	DRAFTSMAN	CHECKER
TOLERANCES (Unless otherwise specified)	PROJECT ENGR.	PROJECT ENGR.
DECIMALS ±.008	SUBMITTED BY	
FRACTIONS ±.018	EXAMINED BY	CHIEF, SEC.
ANGLES ±.4°		CHIEF ENGINEER
DO NOT SCALE THIS PRINT	APPROVED BY	CHIEF, DIV.
DIV. SEC.	THIS PRINT ISSUED	

BNC CABLE CONSTRUCTION
FIGURE 12

ORIGINAL DATE OF DRAWING 1-1-51

REVISIONS

NO. E. C. N. CHANGE DATE

NO.	E. C. N.	CHANGE	DATE
1			
2			
3			
4			



1. STRIP BACK $\frac{1}{4}$ "
2. FOLD BACK $\frac{1}{4}$ "
3. CRIMP OR TUCK END

F111

20 COND. TYP. CABLE CONNECTION
FIGURE 1-3

PIECE NO.	NOMENCLATURE	NO. REV.
	NATIONAL BUREAU OF STANDARDS WASHINGTON, D. C. 20234	
FOR	20 COND. TYP. CABLE CONNECTION	
MODEL	TYPE	SCALE
DIMENSIONS IN INCHES <i>(Unless otherwise specified)</i>	DRAFTSMAN	CHECKER
TOLERANCES <i>(Unless otherwise specified)</i>	PROJECT ENGR.	PROJECT ENGR.
DECIMALS ± .005	SUBMITTED BY	CHIEF, SEC.
FRACTIONS ± .015	EXAMINED BY	CHIEF, ENGINEER
ANGLES ± 3'	APPROVED BY	CHIEF, DIV.
DO NOT SCALE THIS PRINT	DIV. SEC. PRINT ISSUED	

U.S. DEPT. OF COMM. BIBLIOGRAPHIC DATA SHEET		1. PUBLICATION OR REPORT NO. NBSIR 73-271	2. PUBLICATION DATE Aug.	3. Recipient's Accession No.
4. TITLE AND SUBTITLE FIELD SERVICE TEST MODEL: COMPUTER-CONTROLLED U SYSTEM MANUAL FOR SYSTEM			5. Publication Date August 23, 1973	6. Price (incl. Postage) 650.01
7. AUTHOR(S)			8. Performing Organization NBSIR 73-271	10. Project, Task, Work Unit No. 6505413
9. PERFORMING ORGANIZATION NAME AND ADDRESS NATIONAL BUREAU OF STANDARDS DEPARTMENT OF COMMERCE WASHINGTON, D.C. 20230			11. Contract/Grant No. AFTAC T/230/U/NES	13. Type of Report & Period Covered Instruction Manual
12. Sponsoring Organization Name and Address Department of the Air Force HQ USAF (AFTAC/TAP) Patrick A.F.B., Florida 32925			14. Sponsoring Agency Code	
15. SUPPLEMENTARY NOTES				
16. ABSTRACT (A 200-word or less factual summary of most significant information. If document includes a significant bibliography or literature survey, mention it here.) This manual contains an overview of the U system, which uses a small computer to provide automatic control of up to 15 special-purpose radio receivers. The diagrams show the overall system configuration, cabling, data flow and computer word bit assignments.				
17. KEY WORDS (Alphabetical order, separated by semicolons) ADACS; computer-controlled receivers; U system				
18. AVAILABILITY STATEMENT <input type="checkbox"/> UNLIMITED. <input checked="" type="checkbox"/> FOR OFFICIAL DISTRIBUTION. DO NOT RELEASE TO NTIS.			19. SECURITY CLASS (THIS REPORT) UNCLASSIFIED	21. NO. OF PAGES
			20. SECURITY CLASS (THIS PAGE) UNCLASSIFIED	22. Price

