Tunnel Diode Large-Signal Equivalent Circuit Study and the Solutions of Its Nonlinear Differential Equations

Sidney B. Geller and Paul A. Mantek

(October 31, 1961)

A large-signal equivalent circuit for the Esaki or tunnel diode is presented that characterizes the dynamic and static response of this semiconductor device. Nonlinear differential equations are written on the model and a graphical-numerical solution technique is described. Analog computer solutions for the nonlinear equations are also discussed for various modes of operation.

1. Introduction

Most of the equivalent circuit models presented for the tunnel diode have been small-signal types. The small-signal operation of this semiconductor device can be correctly characterized by its incremental resistance at a fixed bias point and some associated reactive elements. However, the largesignal departures from this bias point which typify bistable switching and relaxation oscillations make the model inadquate. In digital systems the active circuit elements are typically required to operate over extended ranges of their voltage-current characteristics. This paper presents a large-signal equivalent circuit for the tunnel-diode (fig. 1). This circuit characterizes both the static and dynamic responses of the device for all modes of operation. The network enclosed in the dashed box simulates the static V-I characteristic of the tunnel diode.

Nonlinear differential equations are produced from the model and a graphical-numerical solution technique is described that is applicable to driven or self-excited systems. The equations are readily solved by analog computer techniques, particularly when curve following is employed on a monotonic curve that is presented in this paper.

An example of the graphical-numerical solution of the nonlinear equations for the relaxation oscillation case is presented in detail. Some comparisons are made between the graphical and analog computer solutions of bistable switching and sinusoidal oscillation modes of operation.

2. Tunnel Diode Large-Signal Equivalent Circuit and Solution Techniques

The validity of the small-signal tunnel diode model $[1]^1$ has been extended over a large-signal range by incorporating the static terminal characteristics of the device into the model shown in figure 1. The lead inductance, L_s , the series body resistance, R_s , and the barrier capacitance, C, are assumed to maintain constant values over the operating range of interest [2]. Measurement techniques for these elements are described in the literature [3].



FIGURE 1. Large-signal tunnel diode equivalent circuit.

This study was made using the GE ZJ-56 (1 ma peak current) tunnel diodes. Typical values for L_s , R_s , and C in this device are:

$$L_s = 6.0 \text{ nh}$$

 $R_s = 1.5 \Omega$
 $C = 5.0 \text{ pf}$

Figure 2 shows a static V–I plot of the terminal characteristics of the ZJ–56 tunnel diode. Curve A in figure 3 is a broken-line approximation to this static plot which is simulated by the i(v) current generator and resistance, r_1 , of figure 1 (dashed box). The output from the i(v) current generator (see appendix) is defined by either

$$i(v) = i_1(v) - i_j(v)$$
 (fig. 3 curve B) (1)

or by an analytic approximation to curve B

$$i(v) = k_1 [1 - \exp((-k_2 v^2))]$$
 (fig. 3 curve C). (2)

 $i_1(v)$ is defined by the linear equation relating v and i in region 1 of curve A. $i_j(v)$ is defined by the linear equations relating v and i in each of the j linear regions (j=1,2,3,4) of curve A. The resistance r_1 is set equal in value to the inverse slope of region 1 of curve A in figure 3.

The following pair of equations can be written on the tunnel diode circuit in figure 4 with which all principal modes of operation such as switching and oscillating can be realized:

¹ Figures in brackets indicate the literature references at the end of this paper.



FIGURE 2. Static V-I characteristic for the GE ZJ-56 tunnel diode.



FIGURE 3. Curve A: Approximation to the GE ZJ-56 tunnel diode static V-I characteristic.

Curve B: Broken-line approximation to the current from the i(v) generator.

Curve C: Analytic approximation to the current from the i(v) generator.

$$C\frac{dv}{dt} + \frac{v}{r_1} - k_1 [1 - \exp((-k_2 v^2))] - i_L = 0$$
(3)

$$\left(L \frac{di_L}{dt} + R i_L = E(t) - v. \right)$$
(4)

E(t) is the applied voltage, $R=R_x+R_s$ and $L=L_x+L_s$. Combining eqs (3) and (4) produces a nonlinear differential equation whose solution yields the junction voltage, v, i.e.,

$$\frac{d^{2}v}{dt^{2}} + \frac{1}{C} \left[\left(\frac{1}{r_{1}} + \frac{RC}{L} \right) - 2k_{1}k_{2}v \exp((-k_{2}v^{2})) \right] \frac{dv}{dt} \\ + \omega_{0}^{2} \left[\left(1 + \frac{R}{r_{1}} \right)v - Rk_{1}[1 - \exp((-k_{2}v^{2}))] \right] \\ = E(t)\omega_{0}^{2}$$
(5)



FIGURE 4. Tunnel diode circuit containing external R_x and L_x elements.



FIGURE 5. Typical construction increment in the F(v) versus v plane.

where $\omega_0^2 = \frac{1}{LC}$. This equation does not lend itself to a closed form solution. It falls into the class of nonlinear equations of the type [4]

$$\frac{d^2v}{dt^2} + f(v) \frac{dv}{dt} + g(v) = h(t).$$
(6)

After some investigation a graphical solution for this form was found and techniques for its application were worked out [5]. The solution process begins with an integration of eq (5) with respect to the time which yields

$$\frac{dv}{dt} + F(v) + \int_0^t g(v)dt = H(t) + K \tag{7}$$

where,

$$F(v) = \frac{1}{C} \int_0^v \left[\left(\frac{1}{r_1} + \frac{RC}{L} \right) - 2k_1 k_2 v \exp\left(-k_2 v^2 \right) \right] dv \quad (8)$$

$$g(v) = \omega_0^2 \left[\left(1 + \frac{R}{r_1} \right) v - Rk_1 [1 - \exp((-k_2 v^2))] \right]$$
(9)

$$H(t) = \omega_0^2 \int_0^t E(t) dt \tag{10}$$

K = integration constant.

Equation (7) is then converted into incremental form

$$\frac{\Delta v_n}{\Delta t} + F(v_n) + S_n(t) = H(n\Delta t) - K \tag{11}$$

where,

$$S_n(t) = \int_0^t g[v(t)] \, dt.$$
 (12)

A fixed value of Δt is chosen heuristically and an angle

$$\alpha = \arctan \frac{1}{\Delta t} \tag{13}$$

is determined. It may be necessary to multiply equation (11) through by some constant in order to produce useful α 's. α is corrected to accommodate the departure of the abscissa-to-ordinate scaling of F(v) versus v from a one-to-one numerical relationship per unit length. Equation (11) is then rewritten into its final form preparatory to graphical solution as

$$\Delta v \tan \alpha + F(v_n) = H(n\Delta t) + K - S_n(t).$$
(14)

The angle α is constructed physically on a template. Vertical lines of length $H(n\Delta t) - S_n(t) + K$ are constructed in the F(v) versus v plane as the solution proceeds. The successive Δv_n 's are determined by the construction technique shown in the typical segment in figure 5. $S_n(t)$ is determined at each step of the process by applying the trapezoidal rule to the values of $g(v_n)$ and $g(v_{n+1})$. This will be further detailed in the following section.

3. Example of a Graphical-Numerical Solution of Equation (5), Relaxation Oscillation Case

The circuit parameters were chosen to produce relaxation oscillations, i.e.,

$$R < rac{L}{|-r|-C} ext{ and } R < |-r|$$

where -r is the value of the inverse differential slope at each point in the negative resistance region of the V-I characteristic $(|-r|\approx 150\Omega)$. A type GE ZJ-56 tunnel diode was employed in the circuit shown in figure 4. The values of the parameters were

$$\begin{array}{l} R{=}20\Omega \\ L{=}100\mu \mathrm{h} \\ C{=}10 \mathrm{~pf} \\ E{=} 0.25v \mathrm{~(step)} \\ r_1{=}58.8\Omega \\ k_1{=} 0.008 \\ k_2{=}11.0 \\ \omega_0^2{=}10^{15} \mathrm{~rad/sec.} \end{array}$$

These numerical values were put into eq (5) which was then integrated in respect to time. In order to produce angle α 's of reasonable size the equation was multiplied through by 30×10^{-9} . This yielded (in the form of equation (11))

$$\Delta v_n \left(\frac{30 \times 10^{-9}}{\Delta t}\right) + 30 \left[1.7v - .8 \left[1 - \exp(-11.0v^2)\right]\right] \\ + 30 \times 10^6 \int_0^t \left[1.34v - .16 \left[1 - \exp(-11.0v^2)\right]\right] dt$$

$$=7.5(10^6)(n\Delta t) + K.$$
 (15)

Since

$$\Delta v_n \tan \alpha = \Delta v_n \left(\frac{30 \times 10^{-9}}{\Delta t} \right)$$
 (16)

therefore

$$\alpha = \arctan\left(\frac{30 \times 10^{-9}}{\Delta t}\right)$$
(17)

For example, if $\Delta t = 30 \times 10^{-9}$ sec is chosen as the construction increment then $\alpha = 45^{\circ}$. The Δt chosen depends on the predicted response of the device. If Δt is too large, the construction will be extremely coarse. If Δt is too small, the solution will proceed very slowly. The value of Δt may be easily altered during the solution process in order to achieve optimum speed and resolution. The analytical error between the exact solution of eq (7) and its graphical solution is of the order of $-1/2\Delta^2 v_n$ in each interval.

At this point the F(v) versus v and g(v) versus v plots were drawn where

$$F(v) = 30[1.7v - .8[1 - \exp(-11.0v^2)]]$$
(18)

and

$$g(v) = 30 \times 10^{6} [1.340v - 0.16 [1 - \exp(-11.0v^{2})]]$$
 (19)

Figures 6 and 7A show these plots.

Values of $H(n\Delta t)=7.5(10^6)(n\Delta t)$ $n=1, 2, 3, \ldots$ were tabulated.

Since the F(v) versus v curve was found to be reasonably plotted on a 10:1 physical scale, the angle α was adjusted to compensate for this departure from a 1:1 relationship. This resulted in

> $\alpha = 5^{\circ}44' \text{ for } \Delta t = 30 \times 10^{-9} \text{ sec}$ $\alpha = 71^{\circ}34' \text{ for } \Delta t = 1 \times 10^{-9} \text{ sec}$ $\alpha = 85^{\circ}15' \text{ for } \Delta t = 0.3 \times 10^{-9} \text{ sec}.$

Three templates were constructed containing these angles.

The integration constant K, which is equal to \dot{v} at t=0, was set equal to zero. The actual value of K was sufficiently small to make this completely reasonable.

The $S_n(t)$ term is evaluated at each step of the graphical solution by the trapezoidal rule. Values of v as a function of time such as $v(n\Delta t)$ and $v[(n+1)\Delta t]$ are determined by the successive constructions in the F(v) versus v plane. Then the values $g[v(n\Delta t)]$ and $g[v[(n+1)\Delta t]]$ are directly obtained from the g(v) versus v plot. As the construction proceeds each quantity

47



$$S_{n}(t) = \left(\frac{g(v[(n\Delta t)] + g(v[(n+1)\Delta t]))}{2}\right)\Delta t \qquad (20)$$

is added on to the preceding total value of $S_n(t)$ and this new total is subtracted from the next applied $H(n\Delta t)$. This gives the length of the vertical construction line, $H(n\Delta t) - S_n(t)$ (as shown in fig. 5).

As each construction is made, the time required for each Δv_n to occur is known from the relationship of Δt to the angle α employed in the construction. When the $H(n\Delta t) - S_n(t)$ line falls below the F(v)curve the construction reverses direction and proceeds towards the origin.

The angle α was changed during the construction process in order to produce maximum resolution and solution speed. For example, in the jump region the angle $\alpha = 85^{\circ}15'$ (for $\Delta t = 0.3 \times 10^{-9}$ sec) was employed.

Figure 7A displays the $H(n\Delta t) - S_n(t)$ locus in the F(v) versus v plane for the relaxation oscillation case. Figure 7B shows the junction voltage, v, versus time that was derived from the graphical construction. A single pulse from the actual ZJ-56 relaxation oscillator pulse train is shown superimposed upon a pulse produced by the graphical method which was based upon the analytic approximation of eq (2). The graphical process will produce a train of similar pulses if it is continued.







(B) Junction voltage, v, versus time obtained from graphical solution (solid line) superimposed upon actual pulse (dashed line).

4. Comparison of Analog and Graphical Results

Equations (3) and (4) were mechanized on the National Bureau of Standards Mid-Century 500 Analog Computer employing curve-following techniques for both the broken-line and analytic i(v)'s as defined by eqs (1) and (2). The method of constructing the broken-line i(v) function is described in the appendix. Since these curves were relatively smooth and monotonic, (as compared to curve A, fig. 3) the curve-following operated well. The R, L, and C elements were adjusted to produce bistable switching and (nearly) sinusoidal oscillations. Graphical solution technigues were then applied for these same operating conditions. Figure 8 displays the response of the system to a ramp driving function



FIGURE 10. (A) Simulated bistable switching circuit with additional pulse triggering source.

 $(B) \ Analog \ computer \ mechanization \ for \ circuit \ in \ figure \ 10A.$

with the circuit operating in the switching mode, i.e., R > |-r|, $R = 470\Omega$, L = 5.0 nh and C = 2.0 pf. Figure 9 shows the sinusoidal response to a voltage step with R < |-r|, $R = 10\Omega$, L = 7.5 nh and C = 2.0 pf.

The bistable switching case was simulated on the analog computer for another circuit configuration (fig. 10A). Here the tunnel diode was steadily biased with a voltage, E, that produced a stable singular point near the peak in region 1 (curve A,

IO[i(v)]

- 50E

0

(BIAS VOLTS)

LEGEND

MOSELEY

VOLTAGE DIVIDER

AMPLIFIER AND

SIGN INVERTER

CURVE - FOLLOWER

24

50(v)

.666

.833

31

333

28

23

IC

R 1000

25

MULT. 7

OUTPUT TO RECORDER 50 x JUNCTION VOLTS, V

3 x 10⁻⁹

-(5i)

fig. 3). The circuit was then triggered over to the second stable singular point in region 4 by an injected current pulse, i_p . It was possible to observe the effects of pulses of different duration and amplitudes on the triggering process. This technique can be used to study the optimum trigger requirements for the tunnel diode and other negative resistance devices. Figure 10B shows the analog computer mechanization. The i(v) function eq (1) was plotted with a conducting material and curve-followed during the simulation process.

5. Appendix

Crisson [6] has presented a method for producing a voltage-controlled negative resistance at the input terminals of an "ideal amplifier" with feedback. It can be shown that the network enclosed by the dashed line in figure 1 displays the same characteristics as the "ideal amplifier."

The "ideal amplifier" shown in figure 11A can be represented by the circuit shown in figure 11B. The resistance, r_j , seen looking into the 1-2 terminals of the circuit is

$$r_{j} = \frac{R_{1}R_{2}}{R_{1} + R_{2} - M_{j}} (j = 1, 2, 3, 4.)$$
(21)

where M_j is a variable mutual impedance term. When $M_j > R_1 + R_2$ then $r_j < 0$ which produces a negative resistance at terminals 1–2. M_j can therefore be the basis for the simulation of the tunnel diode static V-I characteristic with its alternating positive and negative regions. Resistance r_1 (see fig. 1) is set equal to the inverse slope of region 1 in curve A figure 3. Therefore, if M_1 is set equal to zero in this region, then the parallel combination of R_1 and R_2 is chosen to be equal in value to r_1 . In any one of the other three regions the variable M_i can be be determined from

$$M_{j} = (R_{1} + R_{2}) \left(1 - \frac{r_{1}}{r_{j}} \right)$$

$$\tag{22}$$

A conversion can be made from the circuit in figure 11B to the circuit enclosed in the dashed box in figure 1 in which the current generator output is

$$i(v)|_{j} = i_{1}(v) \left(1 - \frac{r_{1}}{r_{j}}\right)$$
 (23)

$$=i_1(v)-i_j(v)$$
 (24)

where, $i_1(v)$ and $i_j(v)$ are defined by the functional relationship of the current to the voltage in each linear region of curve A in figure 3 and each region is bounded by the breakpoints on the curve. Curve B in figure 3 is the monotonic i(v) curve that is produced by eq (24). This curve is easily followed by curve-following analog techniques. An analytic approximation to curve B was also produced for use in obtaining a total differential equation for the junction voltage, v, of the tunnel diode. The approximation is





$$i(v) = k_1 [1 - \exp(-k_2 v^2)]$$
 (fig. 3 curve C) (25)

where, $k_1 = 0.008$ and $k_2 = 11.0$ for the GE ZJ-56 tunnel diode type that is used in this study.

The i(v) curve B for use in analog simulation is constructed by differentiating eq. (24) in respect to v which gives

$$\frac{di(v)}{dv}\Big|_{j} = \frac{di_{1}(v)}{dv} - \frac{di_{j}(v)}{dv} \cdot \tag{26}$$

For each of the j linear regions (j=1,2,3,4) of curve B a line with slope $\frac{di(\breve{v})}{dv}\Big|_{j}$ is drawn from region breakpoint-to-breakpoint starting at the origin. Note that $\frac{di(v)}{dv}\Big|_{i=1} = 0.$

The authors thank E. S. Sherrard for his assistance with the analog computer mechanization.

6. References

- [1] M.E. Hines, High-frequency negative-resistance circuit M.E. Hines, High-frequency negative-resistance circuit principles for Esaki diode applications, Bell System Tech. J. **39**, 477 (1960).
 S. Cohen, Tunnel diode characterization, Elect. Equip. Eng. **8**, 102 (1960).
 General Electric, Tunnel diode manual, (1961).
 S. Lefshetz, Differential equations: geometric theory, Interscience Publishers, 261 (1957).
 P. S. Hsia, A graphical analysis for nonlinear systems.

- [5] P. S. Hsia, A graphical analysis for nonlinear systems, Proc. IEE 99, 125 (1952).
- [6] G. Crisson, Negative impedances in the twin 21 type repeater, Bell System Tech. J. 10, 485 (1931).

(Paper 66C1-86)